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ABSTRACT
A Multiphase Modified Boost Converter with Reduced Input Current Ripple:
Combined Capacitors
Omri Nissan
The delivery of high power and smaller footprints through a non-isolated
topology demands for the use of multiphase topology in DC-DC converters.
Multiphase reduces the ripple observed on both the input and output waveforms;
however, it may not be enough to connect to sensitive power sources such as
renewable energy sources. A single-phase modified boost converter demonstrates
the ability to acquire very minimal input current ripple by addition of passive
components. The expansion to multiphase topology is the next logical step for
higher power application while furthering the low input current ripple benefit. In
this thesis, the multiphase modified boost topology is compared with the
multiphase standard boost topology to explore the benefits and trade-offs of the
proposed topology. A 12V input to 19V output at 95W output power multiphase
standard and modified boost converters were designed and constructed for the
thesis. Results from theoretical calculations, computer simulations, and hardware
implementations were then compared to evaluate their performances. Results
show that compared to the standard boost, the modified boost yields significantly
less input current ripple at 2% under full load condition while maintaining output
voltage ripple of 5% and higher than 90% efficiency.

Keywords: dc/dc, boost converter, multiphase, minimum input current ripple
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1.

INTRODUCTION

The average annual electricity consumption for a U.S. residential utility customer
is 10,812 kilowatt-hours (kWh) [1]. From the car’s control panel to the washing
machines, society lives on electricity. Without the necessary power systems with its
transmission and distribution systems, and down to power circuitry to turn such devices
on, lives will be inconvenient and complicated. The power delivered to American homes
is now easily consumed by DC based technology as the use of consumer and portable
electronics increases. With the predominantly AC system, this implies that a power
conversion stage is always needed to interface between AC electricity from the wall
outlets and embedded electronics inside these devices. This is where power electronics
plays an important role in providing the bridges between different sources of power.
Power electronics handles all different exchanges of power from AC to DC, DC
to AC, AC to AC, and DC to DC. The ability of power electronic converters to stay
efficient over a range of changing loads has made them the most fitting for power
transformations. The high efficiency of power electronics owes to the solid-state switches
and magnetics employed in the majority of power electronic circuits. The switches allow
the magnetics to charge and discharge in order to produce the desirable output
parameters. Such method should introduce marginal power loss since magnetics are not
only storing devices.
One major reason power electronics expanded is due to advancements in
semiconductor devices. In the early days of power electronics around 1960s, BJTs
allowed for the first switch based power electronics circuitry to be developed. Back then,
the BJTs based converter were running on 10-20kHz switching frequency [2]. This seems
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extremely low considering modern day switching frequency runs on Megahertz speeds.
As time passes by, revolutionary transistors discoveries have resulted in significant
overall performance of those devices. Transistor became more capable of operating at
higher frequency and thus led to the integration of MOSFETs in switching converters.
The main advantage of such operation is the smaller magnetics since their size is
inversely proportional to frequency.
As the consumer electronics advances, so does the thirst for power to operate
them. Many new applications have demanded even higher power requirements.
Microprocessors, for instance, continue to raise their number of transistors which
consequently increases their power requirement as shown in Figure 1-1 [3].

Figure 1-1. Microprocessor Data Over Time
The higher power puts a lot of stress on components, increasing their operating
temperature and reducing their lifetime while taking a significant toll on the overall
converter’s efficiency. The issue of high power load requirement is further worsens when
the load operates at very low voltage. As an answer, multiphase topologies have been
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introduced and developed. Multiphase allows higher power capabilities due to splitting of
currents among multiple paralleled connected power converter units, thus sharing the
energy delivery from the source to the load, and in turn improving overall efficiency of
the power converter.
Another type of power electronic device that has become widely used in recent
years is the inverter. This is due to the growing popularity of solar panels as indicated in
Figure 1-2 [4].

Figure 1-2. Annual U.S. Solar PV Installations, Q1 2012-Q1 2017
Since solar panel is typically connected to the AC grid, an inverter is necessary to
convert the DC power to AC power. For residential level, solar panels usually come in at
a low DC output voltage that needs to be amplified in order to interface with existing AC
infrastructures. This process calls for another converter stage called a Boost converter.
Just like the other converters, the Boost converter must be efficient in performing its
function. As previously explained, one method to improve converter’s efficiency

3

especially with high power level is to employ multiphase technique. For residential solar
panel applications, some type of multiphase boost topology may achieve this.
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2.
2.1

BACKGROUND

DC-to-DC Converter Characteristics
A DC-to-DC converter performance can be determined based on the following

characteristics: efficiency, transient response, line/load regulations, and input and output
ripples. Efficiency across different loads of the converter is the most common priority for
any designer. A converter’s efficiency is determined by the observation of average output
power versus average input power. In an ideal situation, the output power would equal
the input power, thus resulting in 100% efficiency. Due to non-ideal components with
their parasitic and inherent losses, the efficiency will never be 100%. However, the
efficiency may be improved and optimized by careful selection of components or by
modifying the topology.
With increased power requirement, another worry for a DC-DC converter is
temperature. Since power is proportional to temperature; therefore, high power operation
will impact component’s rated values and lead to cracking and fracture over a course of
time [5]. In DC-DC converters, one method to reduce temperature rise in high power
operation is to employ multiphasing and/or interleaving configuration.
Another technical challenge in DC-DC converters especially in large power
applications is their ability to handle sudden peak transients on the load and stabilize
quickly into the steady state operation. Such transients are major strains on converter’s
components. For the magnetic components in particular, these transients translate into
undesirable saturation of components. To address this issue, careful design of converter’s
control system must be performed.
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Lastly, some loads are very sensitive to variations in their input power such as
microprocessors. This will require DC-DC converters, which supply power to these
loads, to have clean output voltage ripples. If the source to DC-DC converter comes from
a single DC bus connected to other sensitive loads, then the DC-DC converter should also
draw current with minimum ripple. In many cases, reducing ripples means employing
filters. However, reducing ripples may also be achieved by modifying converter’s
topology. A good example of this is the Cuk converter where the main inductors are
being placed strategically at its input and output; thus, resulting in clean input and output
currents.
2.2

Boost Converter
One most commonly used switching converter topology for non-isolated step-up

in voltage is the boost converter. In the simplest form, a boost converter is constructed
using an inductor, a switch, and a diode as seen in Figure 2-1. The inductor provides the
heart of the circuitry due to its nature under DC biasing. It enables the circuit to store
energy when the switch is closed, and to release it when the switch is open. This is done
while effectively imposing zero average voltage across the inductor according to Volt
Second Balance.

Figure 2-1. The Basic Schematic of a Boost Converter.
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The boost converter has continuous input signal when operated in continuous
conduction mode. This is due to the inductor connecting directly to the input. This helps
to maximize the output power drawn from a source such as solar, marine, wind energy,
fuel cells, and batteries [6]. While boost converter has continuous input signal, the input
current ripple is determined by the inductor current waveform, which in turn depends on
the inductance value. Therefore, in order to minimize the input current ripple, the
inductor value will need to be large. However, this comes at the cost of size of the
converter as inductor is inherently bulky.
For photovoltaics (PV), small input ripple is essential. At low-insolation levels, a
small ripple can cause a major difference in the output power of PV system. A ripple can
have a major effect on efficiency as seen by the equation below [7].
𝑃!"#

𝜂!"#! =
𝑉!"" (𝐼!" 𝑅 − 𝐼!

(2 − 1)

!!!""
𝑒 !!"## !!

𝑉!""
−1 − 𝑅 )
!

This equation is known as the “transfer efficiency” for the all PV panel. The
transfer efficiency describes the average power result divided by the average power at the
DC maximum power operation point. The term, Vmpp, is the peak power point voltage of
the panel, which included the peak voltage. Thus the higher the ripple, the larger the
efficiency drop.
2.3

EMI Noise
Due to the switch in power electronic converters, EMI noise is unavoidable. The

dynamic excitation of the switches results in high frequency voltage and current contents.
The EMI noise propagates to the power and ground rails, which may cause failures [8].
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There are many methods to suppress EMI. The most important is to utilize
capacitor banks at the input and output of a converter. There are usually two types of
capacitors placed to serve this purpose: Electrolytic bulk capacitor and Ceramic SMT
capacitor. The bulk capacitors are generally very high valued in capacitance and are used
to decouple low-frequency switching noise (typically 100 – 300 KHz switching rate and
its harmonics). The ceramic SMT capacitors are placed closer to the switches to provide
high frequency current corresponding to the rise and fall times of the switching waveform
(>30 MHz) [9].
Real world capacitors are not perfect capacitances; thus, it is important to observe
their non-ideal properties such ESR (Equivalent Series Resistance). For electrolytic
capacitors, the ESR tends to be high, affecting the efficiency and transient response of
converters. On the opposite end, ceramics capacitors have small ESR value; however,
under high voltage biasing, they tend to loss their capacitive values [10].
Inserting capacitance works well, but usually not enough to meet the EMI
suppression requirements. Therefore, an alternative method such as expanding a
converter to multiphase topology is needed to minimize ripples and EMI while cutting
down on input and/or output capacitances. This in turn frees up space and helps improve
the overall efficiency.
2.4

Modified Boost Converter Topology
Through the modification of a boost converter, the ripples may be decreased

further. One example of a modified Boost converter is shown in Figure 2-2, which has
been demonstrated to improve input current ripple by 40% [11]. The additional inductor
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and capacitor pairs are bypass components between the input and output stages to
increase energy storage capacity and lower input/output ripples.

Figure 2-2. Modified Boost Converter Schematic
2.5

Multiphase
Even though ripples has improved significantly in the modified boost converter,

the topology will still be troublesome in high power applications due to increased
components’ stress. Additionally, the high power requirement demands big components
in a single stage converter configuration. As a result, the multiphase solution is necessary.
Multiphase allows the division of power path between multiple converter’s phases. Each
phase is identical; thus, each performs uniformly. As a result, each phase is designed
according to the output power requirement divided by the number of phases. This yields
enhanced overall converter system efficiency, reliability, and flexibility.
Moreover, multiphase controllers intrinsically generate switching signals that are
mismatched to create ripple cancellation on the output as seen in Figure 2-3 [12] [13].
This phenomenon is known as interleaving [14]. The ripple cancellation causes a new
output frequency of the converter where it is described by the switching frequency times
the number of phases [15]. As a result, filtering and transient response improve
drastically [16]. This allows the controller to operate at lower frequency, while harmonics
associated with the converter will be located at multiples of the higher output frequency.
9

Figure 2-3. Ripple Cancellation for Multiphase Converter
The equation below describes the necessary phase shift to implement interleaving,
where n is a specific phase and N is the total number of phases. For each phase, n, the
equation describes the necessary shifted phase angles at which the ripple is minimized
[17] [18] [19].
𝜙! = 𝑛 − 1 ∙

360°
𝑁

(2 − 2)

As the phase number increases, the more the maximum ripple value subsides.
Since the overall ripple is smaller, input and output RMS currents are also minimized.
Figure 2-4 demonstrates how phase number affects RMS value. However, the more
phases added the smaller the maximum duty cycle of each phase becomes. This requires
a sensitive and dynamic controller. The maximum duty cycle for each phase is described
in Equation 2-3, where N is the total number of phases.
10

!

𝐷!"# = !

(Equation 2-3)

Figure 2-4. Normalized input RMS current vs. Operational Duty Cycle with One, Two,
and the Three Phases
2.6

Multiphase Modified Boost Topologies
Multiphase configuration in DC-DC converters simplifies a lot of the

complications encountered in high power and low ripple applications. However, an even
better response may be achieved by combining the multiphase topology with modified
converter topology that inherently minimized ripples. For boost converter, one example is
the Novel Multiphase Hybrid Boost Converter seen in Figure 2-5. If the design was a
single phase, it would require a large filtering due to the big voltage gain. The topology is
designed to handle 40-60V input to 120V output, where output power can vary between
100-150W with sub 90% efficiency. As previously stated, the more phases added, the
better the input current ripple becomes. However such design is very hard to control and
it becomes expensive quickly [20].
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Figure 2-5. Design of a Two-Phase Hybrid Boost DC/DC Converter
Multiphase-coupled inductor topology is another approach as displayed in Figure
2-6. It aims to eliminate the number of components and magnetics. Due to the nature of
coupled windings, a ripple can be exchanged between windings, which creates a ripple
free input and output currents [21].

Figure 2-6. Two Phase Boost Converter with Directly Coupled Inductors
Coupled inductors have mutual inductance, which is taken into consideration
when deriving the transfer function of the converter. The coupling coefficient, α,
differentiates between a regular boost converter and a coupled inductor topology. The
parameter α may take the values between -1 and 1. Figure 2-7 shows the input current
variation of uncoupled and the directly coupled inductors respectively.
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Figure 2-7. Input current Ripple Versus Duty Cycle for Directly Coupled and
Uncoupled Inductors
A different configuration specifically helps with clamping the voltage spikes on
the MOSFETS while using coupled inductors, which can extend the duty cycle [22]. This
circuit looks like the one depicted in Figure 2-8. However, the leakage inductance from
the inductors causes voltage spikes across the MOSFETs, and thus greater power losses.
The inductances combines with output filtering cap during transition periods creates a
resonating oscillations. These oscillations are known as ringing [9] [23]. This topology
suggests including an active clamp method, which eliminates the addition of snubber
circuitry. The capacitor is considered a voltage source because it is big; thus, it will be
hard to change its current quickly. As a result, the spikes across the MOSFET dwindle.
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Figure 2-8. Two-Phase Interleaved Coupled-Boost Converter with an Additional
Active Clamping Circuit for Each Channel [22]
While coupled inductors have great benefits, most power electronics engineers
still feel unease using them due to difficulty of analysis. As a result, more topologies
emerge with non-coupled inductors like the Schuck’s design. This design permits a large
voltage gain with individual magnetics. The design is based on adding an auxiliary
circuitry before the filtering stage of a boost converter as seen in Figure 2-9. A voltage
gain of 5 times a conventional boost can be achieved using this topology. Furthermore,
this topology enables zero voltage soft switching and as result eliminates the diode
reverse recovery issue and expands the voltage gain [24].

Figure 2-9. Multiphase Coost Converter with P = 2 and N = 2 [24]
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2.7

Thesis Objective
All those previously mentioned multiphase modified boost designs use complex

control signals or coupled inductors. Coupled inductors are not always symmetric.
Consequently, the output ripple fluctuates to a point where it causes unnecessary stress on
the converter which is regulating the output voltage. Also, coupled inductors have 3 times
longer winding path compared to non-coupled inductors. As a result, at high power
application, there is higher IR loss across the winding of the coupled inductor.
As inductors are being integrated into converter’s packages, a coupled inductors
structure proposes a great challenge in optimizing size and power density. Lastly, in
general, in order to optimize efficiency at light load, DC converters operate in DCM
(Discontinuous Conduction Mode) rather than CCM (Continuous Conduction Mode).
This method works very well for non-coupled inductors, however for coupled inductors
this technology fails. After the integration of DCM mode for coupled inductors, the
efficiency for 2-phase coupled inductor buck was 18% lower than the 2-phase noncoupled inductor [25].
In this thesis, the use of non-coupled inductors to achieve the similar coupled
inductors benefits such as low ripple, fast transient, and high efficiency in multiphase
boost converter will be investigated. More specifically, this thesis aims to expand Lentz’s
modified boost topology to multiphase configuration, where the addition of active
components achieves better performance. This thesis will further evaluate the benefits
through design and testing of the new multiphase modified boost topology.
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3.

DESIGN REQUIREMENTS

While physical size of converter circuit in general is important to help with cost
reduction, the proposed multiphase boost design will focus on optimizing mainly the
input ripple. This objective is especially important with the integration of the proposed
modified multiphase boost converter in photovoltaics (PV) and inverter system. As
mentioned in the previous section, the input voltage ripple of the boost converter directly
affects the maximum power drawn from a source such as PV. Therefore, the input
voltage ripple of the proposed converter is designed for minimum peak-to-peak
modulation of 10%.
Inherently, the implementation of multiphase configuration with interleaving
control signals should provide superior output ripple minimization. Therefore, having a
targeted output ripple of 2% is considered reasonable even with the minimum number of
interleaving phases; i.e. two phases. In fact, the proposed multiphase modified boost
converter will incorporate two phases to demonstrate its functionality and performance.
The use of two phases further implies that the maximum duty cycle for each of the two
phases is 50%. With the chosen input voltage of 12V and output voltage of 19V, as
explained later, the nominal duty cycle is approximately 37%. With the possible
fluctuations in the soutput voltages, having the nominal duty cycle with margins away
form 50% ensures that there will be no overlap between phases.
To demonstrate the operation of the proposed converter, the input voltage is
chosen to be 12V while the output is selected to be 19V. The 12V input is a common
voltage level from battery as well as PV. The proposed converter will be designed to
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provide a regulated 19V output voltage which represents the voltage level used by the
larger DC powered loads such as laptop and future use of the new USB-C devices.
The use of multiphase configuration in the proposed converter allows for higher
total power transfer than that provided by a single boost design. This is true since the
multiphase converter splits the power among the phases; thus, enabling increased power
capability of the converter while maintaining high converter’s efficiency and improved
thermal distribution. For the proposed multiphase converter, the components will be sized
to handle maximum output power of 95W. This corresponds to a nominal full load
current of 5A.
The proposed converter itself must offer high overall efficiency in order to
maintain optimal transfer of power. High efficiency results in several benefits such as
converter’s physical size, longer lifetime, cooling requirement, and cost. At full load, the
proposed converter should have at least 90% efficiency. At lower load conditions, the
efficiency typically takes a dip due to the bigger fraction of loss in the converter
compared to the power delivered to the output. As load increases, higher current flows
through the converter causing bigger losses in the main components such as MOSFETs,
inductors, diodes and capacitors. In the proposed multiphase modified boost converter,
the converter’s efficiency throughout its load range should be better than that obtained by
a single boost configuration.
Line regulation in converters refers to the ability of a converter to maintain the
output voltage while the input voltage is changing. In this design, the input voltage will
be varied from its minimum value of 11.8V to its maximum value of 13.2V. These values
are chosen considering the fact that duty cycle is determined from input and output
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voltages. As previously mentioned, the proposed converter will utilize two phases and so
it is important that the duty cycle be maintained below 50%.
Lastly, the proposed converter will be designed to have load regulation of 5%.
This means that as the load is varied from its lowest to highest points, the converter must
maintain the output voltage tightly around the nominal 19V.
Table 3-1 summarizes the design parameters for the proposed multiphase
modified boost converter.
Table 3-1. Functional Converter Parameters
Parameter
Efficiency (at Full Load)
Output Power
Output Voltage
Input Voltage
Output Voltage Ripple
Input Current Ripple
Line Regulation
Load Regulation
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Value
> 90%
95 W
19 V
12 V
2%
10%
10%
5%

4.

ANALYSIS AND SIMULATION

Where a single conventional boost converter topology fails to address the issue of
high output power with the corresponding high input and output voltage ripples, the
modified boost converter topology serves the need. The expansion of Lentz’s modified
boost topology into two phases has minimal implication on the derivation of key
characteristics. However, the multiphase topology has more operating zones, which needs
to be taken into consideration. The design and analysis in this section look at the
following two-phase modified boost topology:

Figure 4-1. Modified Multiphase Boost Converter
This topology is identified by one feedback capacitor (C1) and two input
inductors (LIT and L1B). This circuit can be simplified by combining L1T and L1B or
enlarged by having two feedback capacitors, one per stage. This design will explore
whether having one capacitor per DC block and individual inductors per phase in single
topology results in better output and input characteristics. The design will also be
compared to a regular multiphase boost to establish the benefits when adding more
components.
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4.1

Multiphase Boost Calculations
A typical two single phase conventional boost converter is shown in Figure 4-2.

Figure 4-2. Two-phase Conventional Boost Converter
The multiphase topology has an interleaving control for each of the switches
allowing for inductor current ripple cancellation, and thus lower output voltage ripple.
Consequently, one of the switching devices from the first phase will always be on at the
same time as a bottom-switching device. Each phase can act, as singular boost converter
where the only difference from a single-phase boost, is the current through each phase.
The input current is forced to split into two inductor currents 180° out of phase implying
new average level for current ripple calculations.
4.1.1

Operating Conditions
Any DC-to-DC converters rely on the duty cycle to determine the input and

output relations. The transfer function of a converter is written in terms of the duty cycle.
The duty cycle for a boost converter is defined as:
𝐷= −

(𝑉!" − 𝑉!"# )
𝑉!"#

(4 − 1)

The other key operational condition is the output resistance. The output resistance
identifies the output power of the converter and it is calculated from:
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𝑅!"#

𝑉!"# !
=
𝑃!"#

(4 − 2)

For this design, the duty cycle and output resistance are:
𝐷=

−(12𝑉 − 19𝑉)
≅ 0.368
19𝑉

𝑅!"# =

4.1.2

19𝑉 !
= 3.8 Ω
95𝑊

Inductor Calculations
Choosing an inductor size is typically based on percentage peak to peak inductor

current ripple at maximum load condition. A 30% to 40% is typically chose for inductor
design. The best tradeoff between size and ripple occurs at this range. For example,
bigger inductor sizes help reduce core magnetic losses; however, will slow down the
current slew rate (as diL/dt = VL/L).
By choosing a ripple bigger than the design requirement of 10%, the modified
boost’s low input current ripple is showcased. The ripple for the inductor is described by
the following equation:
Δ𝑖! ≅ Δ𝑖! 40% ∙

𝑉!"# ∙ 𝐼!"#
2 ∙ 𝑉!"

(4 − 3)

Determining critical inductance value is calculated using the ripple found earlier
and shown in Equation 4-3:
𝐿=

𝑉!" ∙ 𝐷
𝑓 ∙ Δ𝑖!

(4 − 3)

For the design presented in this thesis, the Δ𝑖! and 𝐿 values can now be
calculated:
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Δ𝑖! ≅ 40% ∙
𝐿=

19𝑉 ∙ 5𝐴
= 1.583 𝐴
2 ∙ 12𝑉

12𝑉 ∙ 0.368
= 14 𝜇𝐻
200𝑘𝐻𝑧 ∙ 1.583𝐴

Due to the limited commercially available inductor values; the actual inductor
value is chosen to be 4.7µH. This will result in a higher ripple of 4.703A.
4.1.3

Output Capacitor
The combination of the currents through the diodes in each phase supplies the

output capacitor current. Due to the interleave configuration for the control signal and a
low duty cycle, there are specific periods of time where the two diode currents are
overlapping, which further causes current ripple cancellation. Deciding the capacitor
value depends on the capacitor waveform and evaluation of the charge per periodic
intervals.
The capacitor waveform will look differently between the multiphase
conventional and modified topologies. The waveform used to investigate the capacitor
value is displayed in Figure 4-3. This waveform provides the best estimation for output
capacitance.
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Figure 4-3. Multiphase Boost Converter Output Capacitor Charge Storage
In order to calculate the capacitor value the definition of capacitance is used:
𝑞 = 𝐶 ∙ ∆𝑉
𝐼! 𝑑𝑡 = 𝐶 ∙ ∆𝑉 → 𝐼!"#$%! ∙ 𝑡!"#!$!!" = 𝐶!"# ∙ ∆𝑉
(𝐼!"#$%!,!"# )

𝐶!"# =

𝑇
− 𝐷𝑇
2

1
𝐷 ∙ 𝐼! ∙ (2 − 𝐷)𝑇
∆𝑉

𝐶!"# =

=

= 𝐶!"# ∙ ∆𝑉,
1
𝐷 ∙ 𝐼! ∙ (2 − 𝐷)
∆𝑉 ∙ 𝑓

𝐼!"#!"! = 𝐷 𝐼!

=

𝑉!"# ∙ 𝐷 ∙ (1 − 2𝐷)
∆𝑉 ∙ 𝑓 ∙ 𝑅!"# ∙ 2

𝑉!"# ∙ 𝐷 ∙ (1 − 2𝐷)
∆𝑉 ∙ 𝑓 ∙ 𝑅!"# ∙ 2

(4 − 4)

Considering that the current waveform does not accurately describe a plot of nonideal multiphase boost output capacitor current, extra capacitance is added to ensure that
the chosen capacitance is meeting the voltage ripple requirement. The resulting
capacitance needed for a 2% ripple is:
𝐶!"# =

19𝑉 ∙ 0.367 ∙ 1 − 2 ∙ 0.367
= 3.21𝑢𝐹
19𝑉 ∙ 2% ∙ 200𝑘𝐻𝑧 ∙ 3.8Ω ∙ 2
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For ease of component selection, two ceramic 10µF capacitors and a 22µF
electrolytic capacitor will be used for the output. The use of two ceramics lowers the
overall ESR of the capacitors to allow for limited power loss. The electrolyte capacitor
allows for higher and more stable (over temperature and voltage range) capacitance in a
desirable package.
4.1.4

Input Capacitor
The necessity of input capacitance is directly implied from the combination of the

inductor currents. The addition of the inductor currents yields a linear charging and
discharging characteristic with twice the original frequency. A plot of the input current
waveform through the capacitor is shown in Figure 4-4. As can be seen, the original
triangular form is maintained.

Figure 4-4. Multiphase Boost Converter Input Capacitor Charge Storage
𝑞 = 𝐶 ∙ ∆𝑉
𝐼! 𝑑𝑡 = 𝐶 ∙ ∆𝑉 →

1 Δ𝑖! 𝑇
∙
∙ = 𝐶!" ∙ ∆𝑉
2 2 4

1 Δ𝑖! 𝑇
∙
∙
Δ𝑖!
𝑉!" ∙ 𝐷
1
𝐷
𝐶!" = 2 2 4 =
=
∙
=
∆𝑉
∆𝑉
16 ∙ 𝑓 ∙ ∆𝑉
𝑓 ∙ 𝐿 16 ∙ 𝑓 ∙ ∆𝑉
16 ∙ 𝑓 ! ∙ 𝑉 ∙ 𝐿
!"
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𝐶!" =

𝐷
∆𝑉
16 ∙ 𝑓 ! ∙ 𝑉 ∙ 𝐿

(4 − 5)

!"

Using a 10% input current ripple and 2% input voltage ripple, the output
capacitance can be determined as:
95𝑊
(0.1 ∙ 12𝑉 )
𝐶!" =
= 1.03𝜇𝐹
16 ∙ 200 𝑘𝐻𝑧 ∙ (12 ∙ 0.02)
In order to enforce the low ripple, two 10µF capacitor are used.
4.2

Modified Multiphase Topology
Where a standard multiphase boost uses one inductor per stage, the modified

boost topology splits in half the calculated inductor value in order to provide further
filtering while maintaining linear relationship for the current. As employed in Lentz
single-phase topology, choosing an equal half value of the single inductor found for a
normal multiphase boost minimizes the input ripple current [11].
The feedback capacitor is chosen to relocate the frequency of the resonance away
from the switching frequency of 200kHz. The capacitance of the feedback capacitor must
be less than the output capacitance for the modified topology to operate correctly. The
feedback capacitor is chosen to be 30µH, similar to Lentz single phase topology [11].
Comparing the output capacitor current of a standard multiphase to that of a
modified multiphase as shown in in Figure 4-5, we can see that the overall shape is
different. This directly relates to the addition of current coming from the feedback
capacitor in the modified multiphase boost.
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Figure 4-5. Standard Versus Modified Output Capacitor Current Waveforms
4.2.1

State Space Representation And Analysis
In order to compare the modified boost topology to the standard boost, a state

space model is used. A state space utilizes first-order differential equations instead of one
nth order differential equation to describe a system, which allows for major simplification
when solving. It especially comes in handy when there are multiple inputs and outputs.
For this topology, there is a single input and output.
A state space model consists of a state equation and an output equation. The state
variables associated with state model depend on the numbers of energy storing electrical
components. The voltage across the capacitors counts as a variable due to the
dVc/dt=ic/C. The current through an inductor constitutes another variable as diL/dt =
VL/dt. By this notion, the topology under observation has 6 states variables, where four
are inductors currents and two are capacitor voltages. The equations for state and output
equations are as follows:
𝑥 = 𝐴𝑥 + 𝐵𝑢 → 𝑆𝑡𝑎𝑡𝑒 𝐸𝑞𝑢𝑎𝑡𝑖𝑜𝑛
𝑦 = 𝐶𝑥 + 𝐷𝑢 → 𝑂𝑢𝑡𝑝𝑢𝑡 𝐸𝑞𝑢𝑎𝑡𝑖𝑜𝑛
Where the following state vector, input, and output are defined as:
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𝑑𝑖!!!
𝑑𝑡
𝑑𝑖!!!
𝑑𝑡
𝑑𝑖!!!
𝑥 = 𝑑𝑡
𝑑𝑖!!!
𝑑𝑡
𝑑𝑣!!
𝑑𝑡
𝑑𝑣!
𝑑𝑡

4.3

,

𝑖!!!
𝑖!!!
𝑖!!!
𝑥=
,
𝑖!!!
𝑣!!
𝑣!

𝑢 = 𝑣!" ,

𝑦 = 𝑣!

State Space Equations Derivations
Due to the nature of multiphase boost, the design has four switch-based elements

that toggle according to the duty cycle. Complete cancelation of ripple occurs at 50%
duty cycle due to the 180° phase shift on the second boost phase. For this design, a 36.7%
duty cycle per phase is determined from the transfer function. In order to simplify the
plots for this section, it is rounded up to 40%.
Even though there are four switches consisting of two MOSFETs and two diodes,
they would never be all on at the same time. At any given time, two switching devices are
conducting. Overall, there are 42 (16) combinations that are possible for 4 switches.
However, as stated previously, not all switches can be on or off at the same time due to
the nature of interleaving operation. In addition, SW1 and D1 can never be on or off at
the same time, and the same applies to SW2 and D2. This eliminates eight combinations,
thus eight combinations remain.
The possible operations for the modified boost are as follows:
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Table 4-1. The 8 Different Types of Combinations for State Space
State

S1

S2

D1

D2

1

Closed

Opened

Opened

Closed

2

Closed

Opened

Opened

Opened

3

Opened

Opened

Closed

Opened

4

Opened

Closed

Closed

Opened

5

Opened

Closed

Opened

Opened

6

Opened

Opened

Opened

Closed

7

Closed

Closed

Opened

Opened

8

Opened

Opened

Closed

Closed

All state schematics are based on the modified boost diagram shown in Figure 4-6.

Figure 4-6. Modified Multiphase Boost Converter General Case
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The associated state schematics for each case are shown in Figure 4-7.

Figure 4-7. All Options for State Space Schematics

Due to the approximately 40% duty cycle, only specific cases become applicable
for the modified boost design. As seen in Figure 4-8, only three cases have respective
duty cycle overlap and thus the only three states that need to be evaluated are: State 1,
State 4, and State 8.
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Figure 4-8. Timing Diagram of Gate Drivers for Switching Devices

Since for all states, the output remains the voltage across the output capacitor, the
C and D matrices never change. The D and C matrices are as followed:
𝐶= 0
4.3.1

0

0

0

0

1 ,

𝐷= 0

State Space for State 1
Performing circuit analysis for State 1, the following equations are extracted.
Table 4-2. State 1 Circuit Analysis Summary
State Variable

Equation

iL1T

V!" – V!"# − V!"# = 0
di!"#
L!"
= −V!" − V! + V!"
dt

iL2T

V!"# − V!" − V! = 0
di!"#
L!"
= V!" + V!
dt
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iL1B

V!" – V!"# − V!"# = 0
di!"#
L!"
= −V!" − V! + V!"
dt

iL2B

V!"# − V!" = 0
di!"#
L!"
= V!"
dt

Vc1

−i!" + i!"# − i!"# + i!"# − i!"# = 0
dV!"
C!
= i!"# − i!"# + i!"# − i!"#
dt

Vc2

V
−i!" +i!" + i!"# − ! R = 0
dV!
V
C!
= i!"# − i!"# + i!"# − ! R
dt

The resulting A and B matrices for State 1 are:
0

0

0

0

0

0

0

0

−1
𝐿!!
1

−1
𝐿!!
1

L2T L2T

−1 −1
𝐿!! 𝐿!!
1
0
0 0 0 0
𝐿!!
1 −1 1 −1
0 0
0

𝐴!"#"$ ! =

C1

0

C1

0

0

C1

1

−1

1

C2

C2

C2

C1

0

0

−1
𝑅! ∙ C2
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,

𝐵!"#"$ !

1
𝐿!!
0
1
=
𝐿!!
0
0
0

4.3.2

State Space for State 4
Performing circuit analysis for State 4, the following equations are extracted.
Table 4-3. State 4 Circuit Analysis Summary
State Variable

Equation

iL1T

V!" – V!"# − V!"# = 0
di!"#
L!"
= −V!" − V! + V!"
dt

iL2T

V!"# − V!" − V! = 0
di!"#
L!"
= V!"
dt

iL1B

V!" – V!"# − V!"# = 0
di!"#
L!"
= −V!" − V! + V!"
dt

iL2B

V!"# − V!" = 0
di!"#
L!"
= V!" + V!
dt

Vc1

−i!" + i!"# − i!"# + i!"# − i!"# = 0
dV!"
C!
= i!"# − i!"# + i!"# − i!"#
dt

Vc2

V
−i!" +i!" + i!"# − ! R = 0
dV!
V
C!
= i!"# + i!"# − i!"# − ! R
dt

The resulting A and B matrices for State 4 are:
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0

0

0

0
1

C1

4.3.3

0

0

𝐴!"#"$ ! =

C2

0

−1
𝐿!!
1

0
0

0

C1
0

1

C2

0

C1

−1

C2

−1
𝐿!!

L2T

−1
𝐿!!
1
0 0 0
𝐿!!
−1 1 −1

0

1

0

C1
0

0
−1
𝐿!!
1
𝐿!!
0

,

𝐵!"#"$ !

0

1
𝐿!!
0
1
=
𝐿!!
0
0
0

−1
𝑅! ∙ C2

State Space for State Eight
Performing circuit analysis for State 8, the following equations are extracted.
Table 4-4. State 8 Circuit Analysis Summary
State Variable

Equation

iL1T

V!" – V!"# − V!"# = 0
di!"#
L!"
= −V!" − V! + V!"
dt

iL2T

V!"# − V!" − V! = 0
di!"#
L!"
= V!"
dt

iL1B

V!" – V!"# − V!"# = 0
di!"#
L!"
= −V!" − V! + V!"
dt

iL2B

V!"# − V!" = 0
di!"#
L!"
= V!"
dt

Vc1

−i!" + i!"# − i!"# + i!"# − i!"# = 0
dV!"
C!
= i!"# − i!"# + i!"# − i!"#
dt
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V
−i!" +i!" + i!"# − ! R = 0
dV!
V
C!
= i!"# + i!"# − ! R
dt

Vc2

The resulting A and B matrices for State 8 are:
0

0

0

C1

1

C2
4.3.4

0

0

0

−1
𝐿!!
1

−1
𝐿!!

L2T

0

−1 −1
𝐿!! 𝐿!!
1
0
0 0 0 0
𝐿!!
1 −1 1 −1
0 0
0

𝐴!"#"$ ! =

0

0

0

C1

0

0

1

C2

0

C1

0

C1
0

,

𝐵!"#"$ !

1
𝐿!!
0
1
=
𝐿!!
0
0
0

−1
𝑅! ∙ C2

Overall System State Space
Since there are multiple A and B matrices, the total A and B matrices are defined

as each matrix scaled by the associated duty cycle [26].
!

𝐴!"!#$ =

𝐴! ∙ 𝐷! , 𝑤ℎ𝑒𝑟𝑒 𝐷! 𝑖𝑠 𝑑𝑢𝑡𝑦 𝑐𝑦𝑐𝑙𝑒 𝑝𝑒𝑟 𝑠𝑡𝑎𝑡𝑒 𝑎𝑛𝑑 𝑀 𝑖𝑠 𝑡ℎ𝑒 𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑠𝑡𝑎𝑡𝑒𝑠
!!!
!

𝐵!"!#$ =

𝐵! ∙ 𝐷! , 𝑤ℎ𝑒𝑟𝑒 𝐷! 𝑖𝑠 𝑑𝑢𝑡𝑦 𝑐𝑦𝑐𝑙𝑒 𝑝𝑒𝑟 𝑠𝑡𝑎𝑡𝑒 𝑎𝑛𝑑 𝑀 𝑖𝑠 𝑡ℎ𝑒 𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑠𝑡𝑎𝑡𝑒𝑠
!!!

The new state space equations are:
𝑥 = 𝐴𝑡𝑜𝑡𝑎𝑙 𝑥 + 𝐵𝑡𝑜𝑡𝑎𝑙 𝑢
𝑦 = 𝐶𝑥 + 𝐷𝑢
The total state equation is seen below:

34

𝑑𝑖!!!
𝑑𝑡
𝑑𝑖!!!
𝑑𝑡
𝑑𝑖!!!
𝑑𝑡 = 𝐷 ∙ 𝐴
!"#"$ !
𝑑𝑖!!!
𝑑𝑡
𝑑𝑣!!
𝑑𝑡
𝑑𝑣!
𝑑𝑡

𝑖!!!
𝑖!!!
𝑖!!!
+ 1 − 2 ∙ 𝐷 ∙ 𝐴!"#"$ !
𝑖!!!
𝑣!!
𝑣!

𝑑𝑖!!!
𝑑𝑡
𝑑𝑖!!!
𝑑𝑡
𝑑𝑖!!!
𝑑𝑡 =
𝑑𝑖!!!
𝑑𝑡
𝑑𝑣!!
𝑑𝑡
𝑑𝑣!
1
𝑑𝑡
C

2

0

0

0

0

0

0

0

0

−1
𝐿!!
1

0

0
1

C1

−𝐷

C2

C1

0

1

C2

−1
𝐿!!
𝐷

L2T L2T

−1
𝐿!!
1
0 0 0
𝐿!!
−1 1 −1

0

𝑖!!!
𝑖!!!
𝑖!!!
+ 𝐷 ∙ 𝐴!"#"$ !
𝑖!!!
𝑣!!
𝑣!

−1
𝐿!!
𝐷
𝐿!!

0

C1

C1

−𝐷

C2

0

0

0
−1
𝑅! ∙ C2

1
𝑖!!!
𝐿!!
𝑖!!!
0
𝑖!!!
1
+
𝑉!"
𝑖!!!
𝐿!!
𝑣!!
0
𝑣!
0
0

1
𝑖!!!
𝐿!!
𝑖!!!
0
𝑖!!!
1
∙
+
𝑉!"
𝑖!!!
𝐿!!
𝑣!!
0
𝑣!
0
0
!!"!#$

!!"!#$

4.3.5

Averaging and DC Transfer Functions
In order to determine the steady state values for the state variables, all derivative

terms are set to zero. Therefore to evaluate DC state, the state equation is set to zero.
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𝑑𝑖!!!
𝑑𝑡
𝑑𝑖!!!
𝑑𝑡
0
𝑑𝑖!!!
0
𝑑𝑡 = 0
𝑑𝑖!!!
0
0
𝑑𝑡
0
𝑑𝑣!!
𝑑𝑡
𝑑𝑣!
𝑑𝑡

Solving for the first state variable, a relationship between the input voltage, output
voltage, and feedback capacitor voltage is identified.
−

𝐷
𝐿1𝑇

𝑉𝐶1 + 𝑉𝑂𝑈𝑇 −

1 − 2𝐷
𝐿1𝑇

𝑉𝐶1 + 𝑉𝑂𝑈𝑇 −

𝐷
𝐿1𝑇

𝑉𝐶1 + 𝑉𝑂𝑈𝑇 +

1
𝐿1

𝑉𝐼𝑁 = 0

−𝐷 𝑉!! + 𝑉!"# − 1 − 2𝐷 𝑉!! + 𝑉!"# − 𝐷 𝑉!! + 𝑉!"# + 𝑉!" = 0

𝑉!" = 𝑉!! + 𝑉!"#

(4 − 6)

By exploring the second state variable, the feedback capacitor voltage is redefined
in terms of duty cycle and output voltage
𝐷
1 − 2𝐷
𝑉!! + 𝑉!"# +
𝐿!!
𝐿!!

𝑉!! +

𝐷
𝑉
=0
𝐿!! !!

𝑉!! = − 𝐷 ∙ 𝑉!"# = 𝑉𝑖𝑛 − 𝑉𝑜𝑢𝑡

(4 − 7)

Combining the two identities uncovers the transfer function for a modified
multiphase boost, which is the same as the standard multiphase:
𝑉!"#
1
=
𝑉!"
1−𝐷
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(4 − 8)

Extrapolating the relationships in terms of currents, the connection between the
inductors is reiterated in terms of output current.
𝐷
1 − 2𝐷
𝑖!!! − 𝑖!!! + 𝑖!!! − 𝑖!!! +
𝐶1
𝐶1

𝑖!!! − 𝑖!!! + 𝑖!!! − 𝑖!!! +

𝐷
𝑖
− 𝑖!!! + 𝑖!!! − 𝑖!!! = 0
𝐶1 !!!

𝑖!!! + 𝑖!!! = 𝑖!!! + 𝑖!!! = 𝐼!"

𝐷
𝑉!"#
1 − 2𝐷
𝑖!!! − 𝑖!!! + 𝑖!!! −
+
𝐶2
𝑅!
𝐶2

𝑖!!! + 𝑖!!! −

𝑉!"#
𝐷
𝑉!"#
+
𝑖!!! + 𝑖!!! − 𝑖!!! −
=0
𝑅!
𝐶2
𝑅!

−𝐷 ∙ 𝑖!!! −𝐷 ∙ 𝑖!!! + 𝑖!!! + 𝑖!!! −

𝑉!"#
=0
𝑅!

−𝐷 ∙ 𝑖!!! − 𝐷 ∙ 𝑖!!! + 𝑖!!! + 𝑖!!! −

𝑉!"#
=0
𝑅!

𝑖!!! 1 − 𝐷 + 𝑖!!! 1 − 𝐷 = 𝐼!"# = −
𝐼!"# = −

𝑉!!
𝐷 ∙ 𝑅!

𝑉!!
𝐷 ∙ 𝑅!
(4 − 9)

Throughout the simulation sections, the derived equation resurfaces to provide
clear understanding of the waveforms.
4.4

Matlab Simulation Using State Space
Matlab provides the best environment to simulate state space equations as it

effortlessly calculates matrices. The Matlab script will be used to only evaluate results of
the modified multiphase boost topology. Using the Matlab built in function, ode45, a first
ordered differential equations are solved represented as y' = f(t,y). The ode45 function
takes in an input matrix, a switching period, and initial conditions. Since each involves
different duty cycles, the differential solver will have to depend on the switching devices
operations. As mentioned above there is only 3 possible states, alternating between State
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1, to State 8, to State 4, and then back to State 8. This cycle will repeat every nth times
until error is minimized between final values of State 4 and initial conditions is less than
0.0001%. The Matlab script is included in APPENDIX I and it is based on Lentz’s script
for the single-phase topology.
4.4.1

Initial Conditions
The first initial conditions that start the iteration are presented in Table 4-5. A

loop runs through a cycle that includes all the states to refine the initial values. The
solution for the state equations is defined if the final state, which is the output of State 8,
has an error of less than 0.0001% from the initial state. As long as final state solutions do
not suffice this requirement, the last final value will be assigned as the initial conditions
and the loop will run again.
Table 4-5. Modified Multiphase Boost Converter Component Averages
Component
L1T
L2T
L1B
L2B
C1
C2

Voltage
0V
0V
0V
0V
-D VOUT
VOUT

Current
IIN/2
IIN/2
IIN/2
IIN-(1-2D)
0A
0A

The initial value for the current of L2B has been chosen using iterative process to
ensure that IL2T and IL2B are 180° out of phase.
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4.4.2

M-Domain State Space Transformation
As discussed in Lentz single-phase design, in order to implement a state space, it

necessary to convert the time-domain matrices into m-domain. The m-domain represents
periodically repeating PWM switching cycles, where n range from zero to infinity. By
cycling through n cycles, a solution for the state space can be refined.
Since multiphase has two various switching signals they are represented as top
and bottom fn. The main differentiator between the two is the starting point.
0,
1,

𝑓!_!"# (𝑚) =
𝑓!_!"##"$ (𝑚) =

0,
1,

0≤𝑚≤𝐷
𝐷≤𝑚≤1
𝐷 ≤ 𝑚 ≤ 0.5 + 𝐷
0.5 + 𝐷 ≤ 𝑚 ≤ 1

Naturally, the conversion between the time-domain to m-domain is using a
recurring relation of:
𝑡 = 𝑛 + 𝑚 𝑇, 𝑤ℎ𝑒𝑟𝑒 𝑛 𝑖𝑠 𝑡ℎ𝑒 𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑐𝑦𝑙𝑒𝑠
Since state space system is based on the first order derivatives, the differential
equations are expressed in m-domain. The parallel lies by taking the derivative of the
definition of the m-domain, thus resulting in the following equation:
𝑑𝑡 = 𝑑𝑚 ∙ 𝑇

(4 − 10)

The only matrices affected by the domain shift are the matrices per each switch
combinations, the A matrices. For Matlab purposes, a period is observed through cycling
through the different states in the right orders. Therefore, each A matrix needs to be
adjusted to m-domain separately.
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𝐴!"#"$ !

−𝑇 −𝑇
𝐿!! 𝐿!!
𝑇
𝑇
0 0 0 0
𝐿!! 𝐿!!
−𝑇 −𝑇
0 0 0 0
𝐿!! 𝐿!!
=
𝑇
0 0 0 0
0
𝐿!!
𝑇 −𝑇 𝑇 −𝑇
0 0
𝐶! 𝐶! 𝐶! 𝐶!
−𝑇
𝑇 −𝑇 𝑇
0 0
𝐶! 𝐶! 𝐶!
𝑅! ∙ 𝐶!

𝐴!"#"$ !

−𝑇 −𝑇
𝐿!! 𝐿!!
𝑇
0
0 0 0 0
𝐿!!
−𝑇 −𝑇
0 0 0 0
𝐿!! 𝐿!!
=
𝑇
𝑇
0 0 0 0
𝐿!! 𝐿!!
𝑇 −𝑇 𝑇 −𝑇
0 0
𝐶! 𝐶! 𝐶! 𝐶!
−𝑇
𝑇
𝑇 −𝑇
0
0
𝐶!
𝐶! 𝐶!
𝑅! ∙ 𝐶!

0

0

0

0

0

0

0

0

0

0

0

0
0
𝐴!"#"$ ! =

0

0

0
0

0
0

0

0

0
0
0

𝑇 −𝑇 𝑇
𝐶! 𝐶! 𝐶!
𝑇
𝑇
0
0
𝐶!
𝐶!

4.5

−𝑇 −𝑇
𝐿!! 𝐿!!
𝑇
0
𝐿!!
−𝑇 −𝑇
𝐿!! 𝐿!!
𝑇
0
𝐿!!
−𝑇
0 0
𝐶!
−𝑇
0
𝑅! ∙ 𝐶!

Design Simulations
The design is being simulated using three methodologies to provide the most

comprehensive performance of modified topology versus a standard multiphase boost.
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The Matlab simulation utilizes the derived state equations, while the LTspice simulations
use a behavioral model and IC intergraded simulation. Similar component values are used
for both modified and standard multiphase topology to provide the most accurate
comparison. Table 4-6 highlights the key characteristics for each converter. In each
subsection, the DC characteristics will be compared to the measured simulated results.
Table 4-6. Converter Design Parameter Summary
Modified Multiphase Boost Design
12 V
VIN
19 V
VOUT
95 W
POUT
200 kHz
fS
3.8 Ω
R
4.7 µH
L1T
4.7 µH
L2T
4.7 µH
L1B
4.7 µH
L2B
22 µF
C1
42 µF
C2

Standard Multiphase Boost Design
12 V
VIN
19 V
VOUT
95 W
POUT
200 kHz
fS
3.8 Ω
R

4.5.1

L1T

10 µH

L1B

10 µH

C2

42 µH

Matlab Simulation
The modified multiphase boost converter is simulated in Matlab using

multiphase_boost_mod_cycle.m and multiphase_boost_mod_sim.m script provided in
APPENDIX – A. The code was based on Lentz’s single phase modified boost simulation,
but expanded into two phases using the new state equations derived in section 4.3. All
plots using a multiphase topology include two cycles per one m-domain cycle. By
multiphasing, the frequency doubles and thus the period shrinks accordingly. If the plots
were based on m equals to ½, the response will be incomplete since the state variables for
from ½ to 1 are different than 0 to ½.
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The total inductance per stage is halved since each modified phase includes two
inductors per stage. The ripple across the inner inductors, L2T and L2B, is twice as large
due to the inverse relation of ripple and inductance. This is seen in inductor waveforms in
Figure 4-9.
The input currents passing through the first inductors, L1T and L1B, are the same
due to current equally splitting between the two inductors with no relations to switching
frequency.

Figure 4-9. Matlab Modified Multiphase Boost Inductors Current Waveforms
Figure 4-10 highlights voltages induced on each capacitor. While the output
capacitor voltage ripple is small, it is important to notice that it has to key characteristics:
first is the Linear section, associated with both diodes being on and both switches turn
off, and second is the Quadratic section, resulting from charging and discharging patterns
of capacitors and inductors.
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Figure 4-10. Matlab Modified Multiphase Boost Capacitors Voltage Waveforms
The current waveforms for the capacitors determine the RMS current rating for
each capacitor. The waveforms are centered at zero due to capacitors average current
always equal zero. Interestingly, the current through C1 is linear, which shapes the output
current waveform. The currents waveforms provide future reference to calculating power
loss across capacitors.

Figure 4-11. Matlab Modified Multiphase Boost Capacitors Current Waveforms
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Table 4-7 demonstrates the differences between theoretical calculations and
Matlab results.

Matlab
Theory
%Diff
4.5.2

Table 4-7. Matlab and Theoretical Modified Multiphase Boost Design DC
Performance
L1T
L2T
L1B
L2B
C2 Voltage
C1 Voltage
Current
Current
Current
Current
(V)
(V)
(A)
(A)
(A)
(A)
18.998
3.9581
3.9691
3.9581
3.9639
-7.0073
19
3.9583
3.9583
3.9583
3.9583
-7
0.0105%
-0.141%
0.00505%
-0.273%
0.00505%
0.104%
LTSpice Simulation Behavioral
Simulations using a behavioral model only use the essential components to

generate and compare the standard and modified multiphase topology. The circuits are
energized with a DC input while the switches are driven with artificial PWM signal. The
simulation runs for 30ms; however, only the last 5 cycles of each phase will be shown.
Due to the nature of multiphase the output, the input and output parameters will have
twice as many cycles and thus 10 cycles will be seen.
Figure 4-12 demonstrates the circuit diagram for standard multiphase boost.
Analysis of the standard multiphase is compared to results of the modified solution.
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Figure 4-12. LTSpice Standard Multiphase Boost Behavioral Simulation
The inductor current ripple and output voltage ripple are demonstrated in Figure
4-13.

Figure 4-13. LTSpice Ripple Waveforms for Standard Multiphase Boost
For the modified multiphase boost topology the following LTSpice circuit has
been used.
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Figure 4-14. LTSpice Modified Multiphase Boost Behavioral Simulation
As a result of the modification, the current waveform of the input inductors are no
longer linear as can be seen in Figure 4-15. Those waveforms are also overlapping as
seen in the Matlab simulations.

Figure 4-15. LTSpice Modified Multiphase Boost Inductor Current Waveforms
Figure 4-16 displays the voltage waveforms through the capacitors and shows the
ripple associated with each capacitor.

46

Figure 4-16. LTSpice Modified Multiphase Boost Capacitor Voltage Waveforms
The capacitor current waveforms are shown in Figure 4-17. They resemble the
Matlab waveforms shown in the earlier section.

Figure 4-17. LTSpice Modified Multiphase Boost Capacitor Current Waveforms
4.5.3

LTSpice Full Simulation – Using IC
The main reason for simulating the design in LTSpice is for full integration of the

controller IC with modified multiphase design. Component sizing for chip stability and
proper operation will be discussed in the next chapter. For now, the waveforms of the

47

currents and voltages are explored and compared to the Matlab and Behavioral LTspice
simulations. In Figure 4-18 shows the complete design for a standard multiphase boost
with the integral components to ensure appropriate performance.

Figure 4-18. LTSpice Standard Multiphase Boost Transient Simulation Using
Controller
Similar to the behavioral model, the currents through the inductors are linear and
the output voltage has similar ripple characteristics.
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Figure 4-19. LTSpice Standard Multiphase Boost Ripple Waveforms Using
Controller
Figure 4-20 shows the modified multiphase topology using the controller with all
the same component values.

Figure 4-20. LTSpice Modified Multiphase Boost Transient Simulation Using
Controller
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Figures 4-21 to 4-23 show the different waveforms for different state variables for
comparison purposes in the next section. Since the controller involves extra components,
currents and voltages may not match exactly to the Matlab simulations or the behavioral
model. The controller model is also able to show resonance in the waveforms, and in
order to see it in the plots the number of cycles has been increased to 20.

Figure 4-21. LTSpice Modified Multiphase Boost Inductor Current Waveforms
Using Controller

Figure 4-22. LTSpice Modified Multiphase Boost Capacitor Voltage Waveforms
Using Controller
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Figure 4-23. LTSpice Modified Multiphase Boost Capacitor Current Waveforms
Using Controller

4.6

Simulation Comparison
A comprehensive comparison between the standard and modified multiphase

topologies can be observed by comparing the average and peak-to-peak values of each
state variable. Note that three simulation methodologies are used for comparison. Matlab
only applies for the modified converter, while two LTSpice simulations apply for both
modified and standard topologies. The LTSpice simulations provide two different
transient analyses as one uses ideal switches and the other implements the controller
model. By theory, using the controller model should yield a more accurate simulation
since it incorporates surrounding components necessary for proper hardware assembly
and testing.
Table 4-8 summarizes the key performance of the inductors and output capacitor
of a standard multiphase topology. Those components define the input current ripple and
output voltage ripple. The modified topology reduces the ripples and thus having initial
values of a standard converter provide a point of comparison.
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Table 4-8. Standard Boost Simulation Measurement Comparison
Inductor Current L1T
(A)
LTSpice
LTSpice
Behavioral
Chip
3.786
4.119
Average
2.198
2.370
Peak-Peak
58.058%
57.544%
%Ripple

Inductor Current L1B
(A)
LTSpice
LTSpice
Behavioral
Chip
3.865
4.111
2.219
2.334
57.423%
56.776%

Capacitor Voltage C2
(V)
LTSpice
LTSpice
Chip
Behavioral
19.005
18.233
0.0421
0.0427
0.234%

0.222%

The modified topology includes two extra inductors and feedback capacitor. The
combination of the ripple across the initial inductors, L1T and L1B, represents the input
current. Notice that the input ripple is substantially smaller than a standard topology,
however inner inductors, L2T and L2B, undergo a major ripple swing of over 100%. This
may cause power loss and overheating that could lead to efficiency drop. The RMS
current values assist in choosing capacitors ratings for the next section.

Table 4-9. Modified Multiphase Boost Simulation Measurement Comparison

Average
PeakPeak
%Ripple

Average
Peak-

L1T Current (A)
LTSpice
LTSpice
Matlab
Behavioral
Chip
3.9581
3.8212
4.0294

L1B Current (A)

3.9581

LTSpice
Behavioral
3.8212

LTSpice
Chip
4.0294

0.005439

0.0 3358

Matlab

0.005869

0.005445

0.03374

0.005869

0.14827%

0.1425%

0.8373%

0.14827%

L2T Current (A)
LTSpice
LTSpice
Matlab
Behavioral
Chip
3.9691
3.8213
4.0002
4.7072
4.7214766 4.981036
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0.1423%
0.8334%
L2B Current (A)
LTSpice
LTSpice
Matlab
Chip
Behavioral
4.0754
3.9639
3.8212
4.7068
4.7214766 4.9614671

Peak
%Ripple

Average
PeakPeak
%Ripple

RMS

118.6%

123.5568% 124.5197%

C1 Voltage (V)
LTSpice
LTSpice
Matlab
Behavioral
Chip
-7.0073
-6.2353
-6.7998

123.5600% 121.7418%
C2 Voltage (V)
LTSpice
LTSpice
Matlab
Chip
Behavioral
18.794
18.998
18.231

0.02927

0.02619

0.04330

0.05441

0.4177%

0.4200%

0.6368%

0.2864%

C1 Current (A)
LTSpice
LTSpice
Matlab
Behavioral
Chip
0.5972
0.563
0.551

118.74%

0.050743

0.06354

0.2783%
0.3381%
C2 Current (A)
LTSpice
LTSpice
Matlab
Chip
Behavioral
1.1176
2.4249
2.0455

The overall topology shows merits in the input current ripple reduction. Even
though a standard multiphase experiences input ripple cancelation, it is incomparable to
the modified topology. The results for input current ripple are summarized in Table 4-10.
Table 4-10. Simulated Boost Converter Input Current Ripple Reduction

Matlab
LTSpice
Behavioral
LTSpice
Chip

Standard Multiphase Boost
Average Peak-Peak
%Ripple
(A)
n/a
n/a
n/a

Modified Multiphase Boost
Average Peak-Peak
%Ripple
(A)
0.1483%
7.9162
0.0117

7.6371

0.9004

11.2878%

7.6425

0.01087

0.1422%

8.2307

0. 8518

10.3491%

8.0641

0.07937

0.984%

The major benefit of the modified topology is seen in the ripple calculations.
Where in the standard multiphase boost converter, the current is determined by the boost
magnetics waveforms, the modified topology adds filtering components and eliminates
the high ripple on the input inductors. As previously mentioned, this leads to larger ripple
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across inner inductors, L2T and L2B, due to their lower inductance. This topology provides
a very stable input ripple and output ripple of less than 1%.
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5.

HARDWARE

The hardware section describes the process for choosing: properly rated
components based on design criteria, peripheral components to ensure proper workings of
the controller, PCB layout design for EMI and heat dissipation reduction. The controller
is used to test both the standard and modified topologies. The peripheral components are
necessary to ensure stability and continuous conduction mode (CCM) at steady state. The
section will also cover the tangible results for both topologies.
5.1

Components Sizing
The multiphase topology elevates voltage and current stress when selecting

components. The ratings are derived from the peak values of the waveforms found in the
simulation sections. While the modified topology demonstrate lower input current ripple,
it inflicts much greater current ripple on the inner inductors, L2T and L2B, and hence needs
close considerations in rating the feedback capacitor, C1.
5.1.1

Inductors Selection
Inductor choice depends on the necessary nominal value as well DC current,

saturation current, and DC resistance (DCR) of the inductor. The inductors in a
multiphase topology specifically experience less DC current stress compared to the
single-phase topology due to the splitting the current proportionally per phase. The
standard topology has larger inductors, 10 µH, whereas the modified topology splits the
inductors value equally, 4.7 µH. The average current running through all of the inductors
is 3.96 A. Due to the modified topology, the input current is filtered and the maximum
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current seen is 3.96A. However the inner inductors, L2T and L2B, see much bigger ripple.
The ripple can be calculated like the following:

𝐷 ∙ 𝑉!"
∆𝐼! =
=
𝐿∙𝑓

𝑉! − 𝑉!"
∙ 𝑉!" (19 𝑉 − 12 𝑉 ) ∙ 12 𝑉
𝑉!
19 𝑉
=
= 4.70 𝐴
𝐿∙𝑓
4.7𝑢𝐻 ∙ 200 𝑘𝐻𝑧

When choosing the inductor, the saturation current must be above the maximum
current seen by the inner inductors. The calculation for such is seen below.

𝐼!"# ≥ 𝐼!,!"# = 𝐼! +

∆𝐼!
4.70 𝐴
= 3.96 A +
= 6.31 A
2
2

The inductors chosen are Wurth Electronics Inc. WE-HCC High Current Inductor
Series fixed Ferrite inductors with surface mount technology [27] [28]. Table 5-1
summarizes the important properties of the inductors that suffice the necessary
requirements for design.
Table 5-1. WE-HCC High Current Inductor Series Fixed Inductor Properties
Components Inductance
Standard
10 uH
Boost
Inductors
Modified
4.7 uH
Boost
Inductor
5.1.2

IDC

Isat

Max DCR

Tolerance

9A

10 A

16.7 mΩ

± 20%

15.5 A

17 A

7.9 mΩ

± 20%

Capacitors Selection
The input and output capacitors themselves see combined interleaved waveforms

that result in cancelation and lower peaks. This allows for lower capacitance to filter the
input and output stages. Due to Amp-Second balance theorem, the capacitors should not
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see any DC current. Thus, the reactive power, associated with the RMS currents, will be
dissipated through the capacitors. Capacitors naturally have parasitic resistance
associated with their model, known as Equivalent Series Resistance (ESR). The ESR
value of a capacitor is how power is dissipated. Paralleling the capacitors together can
reduce total ESR and hence reducing the power loss.
The capacitor choices are determined based on the ripple in input and output
voltage waveforms. However the ripple of such waveforms is positively deformed due to
the multiphase switching, which results in minimal required capacitance per given ripple.
Thus, it is crucial to look at the low pass behavior created by the combination of the
inductor and capacitor. Through multiple experiments, low-pass cut-off frequency should
be less than two decades below the switching frequency. The calculations for new
capacitance are shown below:
𝑓! <
𝑓! =

1
2𝜋 𝐿 ∙ 𝐶

→𝐶>

2𝑓!
2 ∙ 200 𝑘𝐻𝑧
=
= 4 𝑘𝐻𝑧
100
100

100
2𝜋 ∙ 2𝑓!

!

1
100
=
𝐿
2𝜋 ∙ 400 𝑘𝐻𝑧

!

1
= 168 𝑢𝐹
10 𝑢𝐻

The implementation of compensation lowers the capacitance to 20µF and 32µF
for the input and output respectively.
The input capacitance consists of all ceramic capacitors while the output has one
ceramic and one electrolytic. The ceramic helps lower the ESR while the electrolytic
holds charge better while maintaining the original capacitance. Having both capacitors
will provide improved transient due to lower ESR [10].
The capacitor chosen are displayed in Table 5-2 [29].
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Table 5-2. Capacitors Configuration and Properties
Components Capacitance Quantity
Input
Capacitor
Modified
Boost C1
Output
Capacitor
5.1.3

VDC
Rating

ESR

Dielectric

Tolerance

10 uF

2

50V

14 mΩ

X7R

± 10%

10 uF

3

50V

14 mΩ

X7R

± 10%

10 uF

1

50V

14 mΩ

± 10%

22 uF

1

50V

Bigger

X7R
Aluminum
Electrolytic

± 20%

Switching Devices Selection
The multiphase design provides lower average currents through the switching

devices (MOSFETs) and Schottky diodes. The calculation for maximum DC current seen
by each device is:
𝐼!" = 𝐼! ∙ 𝐷 =
𝐼! = 𝐼! ∙ 1 − 𝐷 =

𝐼!"
95 𝑊 19 𝑉 − 12 𝑉
∙𝐷 =
∙
= 1.468 𝐴
2
2 ∙ 12 𝑉
19𝑉

𝐼!"
95 𝑊
19 𝑉 − 12 𝑉
∙ 1−𝐷 =
∙ (1 −
) = 2.5 𝐴
2
2 ∙ 12 𝑉
19𝑉

The maximum voltage that both the switch and diode see is the peak output
voltage. Since the ripple on the output voltage is so minimal, the maximum voltage will
be practically the average output voltage of 19V.
The standard and modified topologies have similar current and voltage
characteristics on the switch and diode, thus the same components can be used for both
topologies. Due to multiphase, there will be one set of switching components per phase.
The switch used is IRF60B217 TO-220 package and the diode used is MBR10100G TO220 package [30] [31]. Their respective characteristics are shown in Table 5-3.
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Table 5-3. Switching Component Rating
Max Voltage
60 V
100 V

Components
IRF60B217
MBR10100G
5.2

Max Current
60 A
10 A

RDS(on)
7.3mΩ
n/a

Controller Selection
The controller chosen for both topologies is the LT3782A [32]. The LT3782A is a

2-phase current mode with protection circuitry (under voltage lockout, current limit and
duty cycle clamp). The IC also allows for programmable switching frequency for optimal
switching losses. It has current sensors on the bottom of the MOSFETs, which does not
affect the inductors’ series path of the modified topology. Table 5-4 shows the pin
configuration of the LT3782A.
Table 5-4. LT3782A Pin Descriptions [32]

SYNC

Pin No.
1
2
4 / 29
(Exposed
Pad)
5

DELAY

6

DCL

7

SENSE1+

8

SENSE1–
SLOPE
RSET
SENSE2-

9
10
11
12

SENSE2+

13

SS

14

Pin Name
SGATE2
SGATE1
GND

Description
Synchronous option for phase 2. No connect for this thesis.
Synchronous option for phase 1. No connect for this thesis.
Ground. Exposed pad 29 must be solder down to PCB to help
with thermal relief.
Synchronize the inputs due to multiphase topology.
For synchronous topology to cut overlap between switching
devices to cut switching losses. No connect for this thesis.
Duty cycle limiter. Rset limits duty cycle to 90%.
Current sense positive input for Phase 1. Measure across RC
filter.
Current sense negative input for Phase 1.
Increases slope compensation of PWM.
Determines oscillation frequency.
Current sense negative input for Phase 2.
Current sense positive input for Phase 2. Measure across RC
filter.
Programmable soft start, which is the ramp up rate for the output.
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VC

15

FB
RUN
VEE2
BGATE2
GBIAS2
GBIAS1
BGATE1
VEE1
VCC

16
17
19
20
21
22
23
24
27

GBIAS

28

NC

3 / 18 /
25 / 26

5.2.1

The output of the error amplifier, where compensation is
connected.
The resistor divider that sets the output voltage.
Dictates Shutdown mode when output goes below 2.3V.
Ground of gate driver BGATE2.
Second phase gate driver.
Bias for BGATE2. Connected to ground.
Bias for BGATE1. Connected to ground.
First phase gate driver.
Ground of gate driver BGATE1.
Chip supply. Connected to input.
11V regulator for internal circuitry biasing. Connected to
GBIAS1 and GBIAS2.
No Connects.

Output Voltage Programming
The resistor divider monitors the output voltage and allows for PWM adjustments

based on comparison of a threshold value of 2.44 V to the divider voltage. The equation
necessary to determine the resistor divider values is:
𝑉!"# = 2.44 1 +

𝑅!!
𝑅!!

RF1 and RF2 must have a low tolerance of at least 1%. The resistors cannot change
otherwise output voltage fluctuates. RF1 has standard value of 169kΩ, thus producing RF2
with standard value of 24.9kΩ as seen below.
𝑅!! =

𝑅!!

𝑉!"#
2.44 − 1

=

169 kΩ
= 24.9𝑘
19 𝑉
2.44 − 1

Figure 5-1 below demonstrates the implementation of the resistor divider values.
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Figure 5-1. LT3782A Output Voltage Programming
5.2.2

Frequency Setting
The LT3782A allows for programmable frequency ranging from 150kHz to

500kHz. For both topologies, frequency of 200kHz is chosen. The resistor is determined
from the Switching Frequency versus RFREQ plot as shown in Figure 5-2.

Figure 5-2. LT3782A Switching Frequency vs RFREQ [32]
The implementation of the Rfreq is seen in Figure 5-3.

Figure 5-3. LT3782A Frequency Programming
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5.2.3

Soft Start
The soft start feature allows for pre-determined output turn-on time, thus

elevating the transient that occurs at start up. The time it takes for the output to reach the
designed voltage is calculated by the equation below:
𝑡=

𝐶 ∙ 2.44𝑉
10µ𝐴

The 2.44 V reference voltage is the compare voltage for the error amplifier and thus
dictates the soft start time. Choosing a 2000pF capacitor the turn on time is:

𝑡=

2000𝑝𝐹 ∙ 2.44𝑉
= 0.488 𝑠
10𝑢𝐴

The diagram below demonstrates how to connect the soft start capacitor.

Figure 5-4. LT3782A Soft Start Programming
5.2.4

Slope Compensation
The slope compensation pin allows decreasing jitter created during switching.

This is especially necessary if the converter is either high voltage and/or high current.
Since the current sensing is on the source of the MOSFET the voltage waveform is not
continuous. There is a built-in compensation for the current sensing amplifier, and this
pin provides additional compensation to the loop. The compensation resistor must be
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more than RFREQ/2. The lower the value of RFREQ, the higher the compensation affect,
thus a value chosen is 59kΩ. Figure 5-5 shows how to connect the external slope
compensation resistor.

Figure 5-5. LT3782A Slope Compensation Programming
5.2.5

Current Mode Sense Pins
Since the LT3782A is a current mode controller, it has both error amplifier and

current sensing amplifier. The current sense resistors are located between the source pins
of the MOSFETs and ground. This permits current sensing using only one voltage
measurement per phase as can be seen in Figure 5-6. The current sensing resistors are
very small value in order to trim down power dissipation.

Figure 5-6. LT3782A Current Sensing Setup
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The sensing resistor is determined based on the worst conditions for the converter.
The equation and calculations defining the sense resistor are listed below:
𝑅!"#!" ≤ 𝑉!"#!"

𝑉!"#!"
𝐼!(!"#) = 𝐼!" =

!"#

!"#

∙

1 − 𝐷!"#
𝐼!(!"#)
1.2 ∙
2

= 63𝑚𝑉

𝐼!" ∆𝐼!" 𝐼!" 𝑉!" ∙ 𝐷 7.9167𝐴
12𝑉 ∙ 0.368
+
=
+
=
+
= 6.31𝐴
2
2
2
2𝑓! ∙ 𝐿
2
2 ∙ 200𝑘𝐻𝑧 ∙ 4.7𝑢𝐻
𝑅!"#!" ≤ 63𝑚𝑉 ∙

1 − 0.369
= 10.5𝑚𝛺
6.31𝐴
1.2 ∙ 2

Originally, the resistor value used is 10mΩ. Moreover, a low pass filter is applied
before taking the sense measurement between SENSE1+ and SENSE1- and SENSE2+ and
SENSE2-. This eliminates the noise due to switching as can be seen in Figure 5-7.

Figure 5-7. Comparing Voltage After the MOSFET (Vsense_noisy) to after the
Low-Pass Filter (Vsense_filtered)
The low pass filter has a cutoff frequency of 1.59MHz as calculated below.
𝑓! =

1
1
=
≈ 1.59𝑀𝐻𝑧
2𝜋 ∙ 𝑅𝐶 2𝜋 ∙ 10𝛺 ∙ 10𝑛𝐹
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This cutoff frequency is far away from the switching frequency, thus it does not filter the
switching waveforms but does eliminates the switching spikes and other EMI noise.
5.2.6

Compensation
The topologies can be stabilized either using parallel combinations of high valued

capacitors on the output or using compensation. The limited capacitance on the output
does not provide enough loop gain at DC, and thus compensation is necessary. The
compensation should create a very high gain at DC and start decreasing the gain
accordingly. This provides attenuation of high frequency content, which lowers the effect
of such harmonic on the output. Compensation is always connected to the output of the
error amplifier as shown in Figure 5-8.

Figure 5-8. LT3782A Compensation Setup
Compensation options range from Type I to Type III. Depending on the original
control loop behavior, a certain compensation option is chosen. The higher type
represents more poles and zeros. The number of poles and zeros create different bode
plots and allows for more flexible compensation. However, by creating higher order
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compensation, the control loop design becomes more complicated and would require
more components.
Figure 5-9 shows the different passive components combinations to create
different filter types. While calculating compensation using the following equations
provides a starting point to achieve loop stability, implementation and adjustments might
be necessary in hardware to maximize the benefits of compensation.
Type II-B

Type II-A

Figure 5-9. Different Compensation Types [33]
According to an application note by the controller manufacturer, the output
resistance varies between 500kΩ to 1MΩ [34]. However, those values resulted in an
unstable compensation network as demonstrated by computer simulations. As a result the
output resistance was chosen to be 50kΩ, which is similar to the value used in Lentz’s
thesis [11].
The compensation is designed based on a crossover frequency that provides
proper phase margin. The cutoff frequency is recommended to be at least a decade below
the right-half plane zero [35]. The zero is determined based on the converter’s properties.
The calculation for the right-half plane zero and crossover frequency is demonstrated
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below. A higher inductance for a boost topology produces the critical minimum
frequency for the zero, therefore the inductor value used for calculation is 10µH.

𝑓!!!"#

𝑓!!!"#

𝑉
𝑅 𝑉 !"
!"#
=
2𝜋 ∙ 𝐿

!

12 𝑉 !
(3.8 Ω) 19 𝑉
=
≈ 24.1 𝑘𝐻𝑧
2𝜋 ∙ (10 𝜇𝐻)

𝑓! ≈

24.1 𝑘𝐻𝑧
≈ 2.4 𝑘𝐻𝑧
10

A Type II-B compensator was implemented for the LT3782A. The equations for
determining the components for each capacitor and resistors are demonstrated below. The
last pole, p2, is determined based on the fact that it is necessary to almost cancel the zero,
and thus a pole is placed right before it.
𝑓!!!!"#$ =

1
𝑓!
≈
2𝜋 ∙ 𝐶!! 𝑅!"# 100

𝑓!!!"#$ =
𝑓!!!!"#$ =
𝐶!! =

1
≈ 0.95 ∗ 𝑓!!!"#
2𝜋 ∙ 𝐶!!! 𝑅!!

1
1
=
≈ 132.6𝑛𝐹
𝑓!
2.4 𝑘𝐻𝑧
2𝜋
∙
∙
50
𝑘𝛺
2𝜋 ∙ 100 𝑅!"#
100

𝑅!! =
𝐶!!! =

1
≈ 𝑓!
2𝜋 ∙ 𝐶!! 𝑅!!

1
1
=
= 500Ω
2𝜋 ∙ 𝑓! ∙ 𝐶!! 2𝜋 ∙ 2.4 𝑘𝐻𝑧 ∙ 132.6𝑛𝐹

1
1
=
= 13.9𝑛𝐹
2𝜋 ∙ 0.9 ∗ 𝑓!!!"# ∙ 𝑅!! 2𝜋 ∙ 0.95 ∙ 24.1 𝑘𝐻𝑧 ∙ 50 𝑘𝛺

Choosing values according to standard values, the resulting resistors and capacitors and
their associated poles or zeros are listed in Table 5- 5.
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Table 5-5. Compensation Final Values
Components Selection
Cth
120nF

Rth
500Ω

Cthp
12nF

Poles and Zeros
𝑓!!!!"#$

𝑓!!!"#$

𝑓!!!!"#$

26.53 Hz

2.652 kHz

26.53 kHz

In order to test calculated values, a simplified open loop bode plot was generated
using the LTspice circuits seen in Figure 5-10. The three modes of operations as
discussed in Chapter 3 derived those models. Because each mode has a different overall
circuit, the closed loop behavior is slightly different.

Figure 5-10. Different Open Loop Modes of Operation
The bode plot data is extracted and combined with the designed compensation to
create a closed loop response. The data extraction from LTspice is described in
APPENDIX – II and the Matlab code used to generate the compensation and produce the
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bode plot is located in APPENDIX – III. Three plots are generated as shown in Figures 511 to 5-13, where each shows the expected closed loop response for each mode.

Figure 5-11. Mode 1 Bode Plot

Figure 5-12. Mode 2 Bode Plot
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Figure 5-13. Mode 3 Bode Plot
As depicted in Figures 5-11 through 5-13, the resonance frequencies gain is
negative. System stability is defined by positive gain margin and phase margin. The
following equations describe those criteria for stability, where gain margin is calculated
at the frequency at which the phase equals 180° (𝑤!" ). The phase margin is evaluated at
the frequency when the gain plot is equal to 0dB (𝑤!" ).
𝐺𝑀 = 𝐺𝑎𝑖𝑛 𝑀𝑎𝑟𝑔𝑖𝑛 = −𝐺 [𝑑𝐵]
𝑃𝑀 = 𝑃ℎ𝑎𝑠𝑒 𝑀𝑎𝑟𝑔𝑖𝑛 = 180° + ∠𝐺(𝑤!" )
Based on above equations, gain margin for the system is 19.19dB and phase margin is
94.31° indicating that the system is stable.
5.3

Power Dissipation
While in simulations all components are ideal, this section evaluates the loss

across the major components based on equations given by the LT3782A datasheet. The
components’ power dissipations and equations used are listed in Table 5-6.
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Table 5-6. Topology Power Dissipation [32]
Component Quantity

1

IC

Power Dissipation Equation
𝐼!(!"!) ≈ 𝐼! = 𝑓 ∙ 𝑄! , 𝑤ℎ𝑒𝑟𝑒 𝑓 = 200𝑘𝐻𝑧, 𝑄!
= 44𝑛𝐶
𝑃!" = 𝑉!" ∙ (𝐼! + 𝑓 ∙ 𝑄! )
𝑃!" = 𝑉!" ∙ (2 ∙ 𝑓 ∙ 𝑄! )
!
𝐼! !"#
2
𝑃!"# =
∙ 𝑅!" !" ∙ 𝐷!"# ∙ 𝜌!
1 − 𝐷!"#
𝐼!

MOSFET

2

∙

𝐼!

Sense
Resistor

Inductor

Diode

2

4

2

𝑃!

!"#!"

=

0.2112

!"#

2
∙𝐶 ∙𝑓
1 − 𝐷!"# !""
%
𝑤ℎ𝑒𝑟𝑒 𝜌! = 0.4 , 𝑘 = 1.7, 𝐶!""
°𝐶
= 140𝑝𝐹, 𝑅!" !" = 7.3𝑚𝛺
+𝑘∙

𝑉!!

Power
Dissipation
[W]

!"#

2
1 − 𝐷!"#

0.225

!

∙ 𝑅!"#!" ∙ 𝐷!"#

𝑅!"#!" = 5𝑚𝛺
!
𝐼! !"#
2
𝑃! =
∙ 𝑅!"#
1 − 𝐷!"#
𝑅!"# = 7.25𝑚𝛺
𝐼! !"#
𝑃!"#!$ =
∙ 𝑉!
2
𝑉! = 0.8𝑉
Total Power Dissipation:

0.0919

0.7237

5.048
6.2998

In ideal situation, the circuit has an equivalent input and output power yielding a
hundred percent efficiency. Using the losses calculated above, this ideal model could be
reformed to calculate a more practical efficiency. That efficiency is determined based on
the output power divided by the output power plus the losses. This produces an efficiency
of 93.78%.
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5.4

Implementation and Testing
After choosing components, the next step involves building a PCB and testing the

two topologies. The schematic from LTspice was recreated in Altium in order to generate
the PCB. The PCB design was fabricated according to the modified topology with the
flexibility to test the standard topology. This simplified the PCB design process and
allowed for consistent power path for both topologies. The PCB design provides the ideal
testing optionality for both topologies and proves the benefits of the modified topology.
5.4.1

PCB Layout
Altium layout software was used to create the PCB. It possesses an easy user

interface and provides variety of footprints while having vast open source guides for
operation. Altium can also produce a 3D model of the design once completed. Overall,
the Altium software allows for ease of layout design.
The LT3782A provides few guidelines for PCB layout design. Moreover many
other layout decisions considered signal versus power traces’ placements will be
discussed in this section.
Few traces lengths were kept to minimum. The MOSFETs’ gate signals require
short trace as it is driving sensitive signals to turn on and off the MOSFETs. Any noise
that accumulates on such signal can cause a change in duty cycle and thus can affect the
output voltage. Same theory is applied to the input bypass capacitor, as the capacitor is
responsible to maintain and supply the input voltage.
As result of keeping the gate drive signals to a minimum; the MOSFETs and IC
need to be in close proximity of each other. Moreover, output voltage feedback signal is
recommended to have a short trace. However, the IC pin configuration does not permit
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short traces for both the feedback and gate drivers’ signals. A RC low pass filter
connected to the output feedback signal solves this issue. It eliminates any noise
accumulating on signal while not disturbing the switching behavior. Therefore the RC
filter is stationed as close to chip while the voltage divider trace extends all the way
around to get to the sense pins.
In terms of power board layout, it is important to segregate power versus signal
traces. All power components (i.e. inductor, MOSFETs, Diodes) have high frequency
content embedded in their signal, while many components connected to the chip run on
very low clean voltages that could easily be affected by such noise. Thus in orders to
separate the two, different grounds are used. Moreover, in order to even simplify the
layout design, a ground layer was implemented where eventually all the grounds are
connected. While this helps, it is also necessary to have different paths for power and
signals. Therefore as can be seen in Figure 5-14, power moves from top to bottom from
both directions. The chip orientation conflicts with completely separating the signal and
power sections, therefore the chip is located in the middle of the board with effortless
access to both phases of the multiphase boost. Power signals traces are wider to help with
carrying high currents while the low voltage control signals are substantially smaller.
Since inductor current ripples are the prime performance criteria of comparison
between the standard and modified topologies, current loops using 12 gauge wire are
inserted before each inductor. This allows the use of current scope probe to inspect the
current waveforms.
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Bottom

Top

Figure 5-14. Top and Bottom Sides of the PCB with Highlighted Power Path and Control
System
Figure 5-15 to 5-16 show the final assembly for the standard and modified
multiphase boost converters. As can be seen the standard has two less inductors then the
modified. APPENDIX – IV includes enlarged images of the top and bottom layers with
the bill of material.

Figure 5-15. Assembled Standard PCB (Top View)
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Figure 5-16. Assembled Modified PCB (Top View)
5.4.2

Test Setup and Results
Consistent PCB layout for both standard and modified boost topologies allowed

for the identical test bench setup. After the initial testing, modifications/additions to the
PCB shown above were made. The original design of the sense resistors prohibited the
converters to regulate at full load. Thus decreasing the sense resistors to 5mΩ was
necessary for proper working of the circuits. By treating the system as ideal, the peak
current was minimized. Treating the system with minimum efficiency of 90%, current
peak seen by the switch is 10.977A. The lower sense resistor minimized peak voltage for
current sensing, which enables output regulation.
𝐼!

!"#

=

= 𝐼!" =

𝐼!" ∆𝐼!"
𝑃!"#
𝑉!" ∙ 𝐷
+
=
+
2
2
2 ∙ 𝜂!"# ∙ 𝑉!" 2𝑓! ∙ 𝐿

95𝑊
12𝑉 ∙ 0.368
+
= 10.977𝐴
2 ∙ 0.9 ∙ 12𝑉 2 ∙ 200𝑘𝐻𝑧 ∙ 4.7𝑢𝐻

Measurements of the voltages using a probe scope showcased exceeding amount
of noise. In order to avoid this issue, the probe and ground must create a smaller loop.
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This is achievable by soldering ground pins closer to the measured voltages’ pins. This
substantially reduced noise seen on the oscilloscope. Figure 5-17 demonstrates this
contraption.

Figure 5-17. Ground Pin Contraption for Voltage Scope Captures
5.4.2.1

Equipment and Lab Bench Setup

Figure 5-17 displays the connection between all the equipment.

Figure 5-18. Hardware Test Connections
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Input current is a higher for a boost converter than the output current due to the
stepping up voltage function of the boost converter. No access to a minimum 12A DC
power supply required the use of four channels of the Rigol DP832, which correlates to
two power supplies. Moreover, one BK Precision 8510 DC electronic load handled the
necessary output current. Two Rigol DM3058 measured the input and output voltages as
the power supplies and electronic load provide inaccurate readings. The Teledyne LeCroy
HD4069 Oscilloscope has multiple channels, where channel 1 (CH1) and 2 (CH2) show
phase one and phase two gate drives respectively. Channel 3 (CH3) alternates between
output voltage and positive terminal voltage of the feedback capacitor. Channel 4 (CH4)
records all current measurements with the use of the oscilloscope’s memory function in
order to observe both inductor currents’ phases.
Figure 5-18 exhibits an image of the lab bench setup used for testing. As
mentioned there are two multimeters, two power supplies with 4 channels being used,
one electronic load, and one oscilloscope with four channels capturing data.
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Figure 5-19. Laboratory Test Configuration
5.4.2.2

Standard Boost Performance Results

Figure 5-19 presents the output voltage while Figure 5-20 presents the interleaved
inductor currents of the standard boost topology. The inductor currents are perfectly
triangular as expected. However, the voltage waveform observes noise spikes around the
time switches turn on and off. This is due to the inductor currents not wanting to change
instantaneously. By toggling the switch, inductor current is forced to stop thus
compensated by a voltage spike. Simulation does not show those switching noise, as the
models for all the components were ideal. Moreover, the existence of parasitic extends
the severity of switching noises.
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Figure 5-20. Standard Multiphase Boost Hardware Output Voltage and Gate
Drives

Figure 5-21. Standard Multiphase Boost Hardware Inductors’ Current (C4 =
phase 1, M4 = Phase 2) and Gate Drives
Using the math function of the oscilloscope generates an inappropriate input
current waveform, therefore importing the inductor current waveforms into Matlab and
combining them results in more appropriate current ripple waveform as can be seen from
Figure 5-22. APPENDIX – V carries the code to generate Figure 5-22.
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Figure 5-22. Standard Multiphase Boost Hardware Input Current
The summary of inductor currents and output voltage waveforms are listed in
Table 5-7. The ripple seen by each inductor current is slightly smaller with respect to
simulation while output voltage cannot reach 19V exactly due to the parasitic of each
component.
Table 5-7. Standard Multiphase Boost Hardware Results

Average
Peak-Peak
%Ripple

Inductor Current L1T
(A)
4.337
2.324

Inductor Current L1B
(A)
4.358
2.344

Capacitor Voltage C2
(V)
18.795
0.590

53.591

53.786

3.139

The efficiency measurements were conducted every 0.5A until 80% of the load
was achieved. The data from 4A until full load (5A) was collected every 0.2A. Figure 523 displays the efficiency plot graphed based on the data collected at each load condition.
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Figure 5-23. Standard Multiphase Boost Hardware Efficiency Versus Load
Percentage Plot
Load regulation for the standard topology is calculated below:
𝑉!"#

%𝐿𝑜𝑎𝑑 𝑅𝑒𝑔𝑢𝑙𝑎𝑡𝑖𝑜𝑛 = =

!"#!!"#$

𝑉!"#

%𝐿𝑜𝑎𝑑 𝑅𝑒𝑔𝑢𝑙𝑎𝑡𝑖𝑜𝑛 = =

− 𝑉!"#

!!"!!!"#$

∙ 100%

!!"!!!"#$

18.935 − 18.906𝑉
∙ 100% = 0.156%
18.906𝑉

Calculation of line regulation uses 10% input voltage deviation, which
corresponds to input voltages 10.8V and 13.2V.
%𝐿𝑖𝑛𝑒 𝑅𝑒𝑔𝑢𝑙𝑎𝑡𝑖𝑜𝑛 =

𝑉!"#

%𝐿𝑖𝑛𝑒 𝑅𝑒𝑔𝑢𝑙𝑎𝑡𝑖𝑜𝑛 =

5.4.2.3

!!"!!!"#$%

𝑉!"#

− 𝑉!"#

!"#!!"#$%

∙ 100%

!"#$!%&!!"#$%

18.906𝑉 − 18.901𝑉
∙ 100% = 0.03%
18.9056V

Modified Boost Performance Results

Below are the waveforms for the major voltages and currents for the modified
multiphase boost converter. Figure 5-24 shows the output voltage of the converter.
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Figure 5-24. Modified Multiphase Boost Hardware Output Voltage and Gate
Drives
Figure 5-25 captures the voltage at the positive node of the feedback capacitor,
which is the intersection of the inner and outer inductors.

Figure 5-25. Modified Multiphase Boost Hardware Vx Voltage (Positive Node of
Feedback Capacitor) and Gate Drives

Similar to the input current calculation, exporting the scope waveform as a csv
format allows for more accurate calculation of feedback capacitor voltage. Moreover,
voltages observed on the scope are plagued with noise. This noise complicates
calculations since the minimum and maximum are false values. Thus a FIR Kaiser filter
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with clipping limits was applied to the feedback capacitor voltage as shown in Figure 525. APPENDIX – VI carries the code to generate Figure 5-25.

Figure 5-26. Modified Multiphase Boost Hardware Feedback Capacitor Voltage
Figure 5-27 and 5-28 show the inductor current waveforms for both inner and
outer inductors. The duty cycle slightly deviates from the standard as the L2T and L2B
have duty cycle of 0.420 and 0.418. As can be seen the input inductors have the same
shape and almost overlay each other perfectly.
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Figure 5-27. Modified Multiphase Boost Hardware Inner Inductors’ (L2T and L2B)
Current and Gate Drives

Figure 5-28. Modified Multiphase Boost Hardware Outer Inductors’ (L1T and
L1B) Current and Gate Drives
Matlab code from APPENDIX – V is applied again to generate the input current
waveform seen in Figure 5-29.
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Figure 5-29. Modified Multiphase Boost Hardware Input Current
The waveforms’ key characteristics are analyzed in Table 5-8. The average and
ripple for the outer inductors are substantially higher. This is due to unaccountable losses
through the system like capacitor’s ESR or MOSFET’s Rds(on). The inner inductors are
affected positively by parasitic, as the ripple is smaller than the simulation.
One noticeable difference between hardware and simulation is the misalignment
of current waveforms, both in ripple and in time. The outer inductors have different
averages and are not perfectly aligned as expected. The inner inductors only experience
different DC offsets. This is due to the tolerance of the inductors and current sense
resistors. There is not balancing circuitry to solve this issue. The more additional
components added to a multiphase topology the higher the probability of such
occurrence.
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Table 5-8. Modified Multiphase Boost Hardware Results

Average
PeakPeak
%Ripple
Average
PeakPeak
%Ripple
Average
PeakPeak
%Ripple

L1T Current (A)
4.616

L1T Current (A)
4.234

0.1102

0.130

2.387
L2T Current (A)
4.514

3.061
L2B Current (A)
4.258

4.444

4.280

98.449
C1 Voltage (V)
-7.3805

100.517
C2 Voltage (V)
18.770

0.314

0.860

4.25

4.58

The efficiency is measured exactly the same as the standard topology. Figure 5-30
displays the efficiency plot graphed based on the data collected at each load condition.
The converter performs very well under both high and low loads with above 90%
efficiency.
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Figure 5-30. Modified Multiphase Boost Hardware Efficiency Versus Load
Percentage Plot
The load and line regulation calculations are presented below. The modified
topology performs slightly worse than the standard; however, it is still below 0.5% load
regulation and below 0.1% line regulation.
%𝐿𝑜𝑎𝑑 𝑅𝑒𝑔𝑢𝑙𝑎𝑡𝑖𝑜𝑛 = =
%𝐿𝑖𝑛𝑒 𝑅𝑒𝑔𝑢𝑙𝑎𝑡𝑖𝑜𝑛 =

5.5

18.935 − 18.906𝑉
∙ 100% = 0.253%
18.906𝑉

18.906𝑉 − 18.901𝑉
∙ 100% = 0.08%
18.9056V

Performance Comparison
While both the standard and modified topologies have very good results the

overall behaviors of the circuits are not exactly the same. Table 5-9 compares the
standard and modified boosts’ performances at full load. Due to higher frequency
operation, the current ripple has been affected positively. The ratio of the current ripple
between the nominal and the measured is 1.049. Moreover, the duty cycle measured was
13-14% more than the calculated theoretical value presented in Chapter 4. Since ripple is
directly affected by those two quantities, the hardware lower ripple is understandable.
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The observed ripple is 80% of the simulated value, whereas based on the numerical
calculation using the new duty cycle and frequency the number is 76%.
Comparing the two topologies, the modified topology adds more components thus
resulting in slightly lower ripple. The voltage at full load is only slightly different while
output voltage ripple is still maintained under 5%.

Efficiency
Average Output
Voltage
%Ripple
Output Voltage
Gate 1 Duty
Cycle
Gate 2 Duty
Cycle
Frequency

Table 5-9. Hardware Performance Comparison
Modified Multiphase Boost
Standard Multiphase Boost
92.274%
93.580%
18.795V

18.770V

3.139%

4.58%

41.706%

41.934%

41.851%

41.798%

209.8386kHz

209.6552kHz

Based on the Matlab code in APPEDIX E, the input current ripple is recorded in
Table 5-10. Even with the interleaved cancellation the standard boost was unable to
match the ripple generated by the modified topology. The modified multiphase topology
ripple is almost 25% times smaller than then the standard multiphase topology. With
respect to simulations, the standard performed about 2% better than expected while the
modified missed the simulated value by almost 1%. This may be caused due to the
misalignment of the inductor currents’ waveforms or the data manipulations since the
oscilloscope math function was unreliable.
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Input Current
Average (A)
Peak-Peak (A)
%Ripple (%)

Table 5-10. Hardware Input Current Ripple
Modified Multiphase Boost
Standard Multiphase Boost
8.8503
8.6946
0.2006
0.78
2.2666
8.9711
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6.

CONCLUSION

The operations of standard and modified multiphase boost topologies were
observed under continuous conduction mode during steady state operations. Results from
theoretical calculations, computer simulations using LTSpice, and hardware
implementation were obtained and compared. Multiple extended volt-second balance
analysis yields the equations defining the behavior seen in hardware. Also the key
highlight and thus benefit of the modified topology was noted in which the modified
multiphase topology demonstrated a ripple of about 2%, compared to the 6% obtained by
the standard topology.
The modified topology behaved slightly different from the specified theoretical
equations. The overall addition of four inductors compared to two for the standard
topology resulted in higher susceptibility to tolerance, thus affecting the input current
ripple. The tolerances increase the probability of unbalanced DC averages for each inner
inductor. Moreover, derivations presumed 100% efficiency, thus originally currents
simulated indicated lower maxima. Based on the 93% efficiency calculated in Chapter 5,
inductor current peaks extend by as high as 11A. Thus, duty cycles elongate, inductor
current ripples increase, and sense resistances decrease in order to regulate the output
voltage.
The hardware revealed substantially higher output voltage ripple compared to the
simulations due to the reasons mentioned above. The input current ripple was lower for
the standard and higher for the modified with respect to simulation results. Multiple
reasons such as different ripple averages or the ripple combination process can cause the
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discrepancy. However, the modified topology performed 6% better in input current ripple
than that of the standard, which proves the value of the modified topology.
This topology integrates well with renewable energy technology. The boost
converter will inflict very minor noise into the solar panel voltage, thus allowing for ideal
operation around the maximum power point of the solar panel. This is done with minimal
capacitance on the input, which shrinks the converter package drastically. Moreover the
modified topology provides high power transmission with no transformer, which
integrates really well with inverters. For this thesis, inductor footprints were chosen to be
the same for both the standard inductors (10µH) and modified inductors (4.7µH) for ease
of layout design. In the future, inductor package can be minimized with respect to a
package of a standard topology, thus shrinking the board size.
The modified topology performed phenomenally; however, few modifications are
interesting to investigate in the future. The test setup required two power supplies and
four channels each set to 12V with maximum current sourcing of 3A. One power supply
could have reduced the issues with input current measurements. Also, since each channel
was connected to the input of the converter with different length wires, the current seen
per channel was different as well as the overall voltage on the input due to power
dissipation. The drop across the input affected the overall performance (especially duty
cycle) of the both topologies as the input linearly decreased from 12V to 11.55V at full
load.
The control theory to stabilize the system was complicated to design based on the
Linear Technology IC. It required iterative methodology during simulation to ensure
stability. The design for the compensation can be simplified by operating the topology in
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discontinuous conduction mode (DCM). This eliminates the right half plane zero of the
boost appearing during CCM. Also, the DCM operation allows for zero-crossing
switching, which improves efficiency. However, high average output current can cause
large peaks during inductor’s conduction, thus high voltage and low current applications
may be a good testing condition for such operation.
Lastly, the diodes experienced significant thermal stress due to high peak current
produced by the inner inductors. According to analytical calculation and touching the
thermal pad, the diodes are the major components affecting efficiency droop. The
calculated power drop across the diodes is 5W. This can be either solved with bigger
inductors (lower peak to peak ripple), lower forward diode drop (by selecting new diode),
or utilizing synchronous topology. If MOSFETs (IRF60B217) replace the diodes, the
power loss across them would reduce to 1.33W.
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APPENDIX – A
A. Matlab State Variable Simulation
multiphase_boost_mod_cycle.m

function [m, sol, ic] = multiphase_boost_mod_cycle(Vin,Vout,Iin,T,D,R,L1T,L2T,L1B,L2B,C1,C2)
%-------------------------------------------------------------------------% Solve the modified boost converter state equation over a switching cycle
% Input parameters (arguments) are:
%
Vin -- Input Voltage (V)
%
Vout -- Output Voltage (V)
%
Iin -- Input Current (A)
%
T
-- Switching Period (Hz)
%
D
-- Duty Cycle
%
R
-- Load Resistance (Ohms)
%
L1T -- Inductance (H)
%
L1B -- Inductance (H)
%
L2T -- Inductance (H)
%
L2B -- Inductance (H)
%
C1
-- Capacitance (F)
%
C2
-- Capacitance (F)
%
% Output values returned are:
%
m
-- m-Axis Vector
%
sol -- State Solution Vector
%
ic
-- Capacitor Current Vector
%-------------------------------------------------------------------------Iout = (Iin*Vin)/Vout;
%-- Define Constants -----------------------------------------------------Iout = (Vin*Iin)/Vout;
sw_interval1 = [0 D];
sw_interval2 = [D 0.5];
sw_interval3 = [0.5 0.5+D];
sw_interval4 = [0.5+D 1];
%-- Initial Solution -----------------------------------------------------% Estimate initial state values
init_state = [Iin/2 Iin/2 Iin/2 Iin-(1-2*D) -D*Vout Vout]
% Case 1 state equation and solution
eqn1 = @(m,x1) [(-T/L1T)*x1(5)+(-T/L1T)*x1(6)+(T/L1T)*Vin;
(T/L2T)*x1(5)+(T/L2T)*x1(6);
((-T/L1B)*x1(5)+(-T/L1B)*x1(6)+(T/L1B)*Vin);
((T/L2B)*x1(5));
(T/C1)*x1(1)+(-T/C1)*x1(2)+(T/C1)*x1(3)+(-T/C1)*x1(4);
(T/C2)*x1(1)+(-T/C2)*x1(2)+(T/C2)*x1(3)+(-T/(C2*R))*x1(6)];
[m1,x1_sol] = ode45(eqn1,sw_interval1,init_state);
ic1 = [(x1_sol(:,1)-x1_sol(:,2)+x1_sol(:,3)-x1_sol(:,4)) (x1_sol(:,1)x1_sol(:,2)+x1_sol(:,3))-Iout];
% Establish intermediate state values
interm_state1 = [x1_sol(end,1) x1_sol(end,2) x1_sol(end,3) x1_sol(end,4) x1_sol(end,5)
x1_sol(end,6)];
% Case 4 state equation and solution
eqn2 = @(m,x2) [(-T/L1T)*x2(5)+(-T/L1T)*x2(6)+(T/L1T)*Vin;
(T/L2T)*x2(5);
((-T/L1B)*x2(5)+(-T/L1B)*x2(6)+(T/L1B)*Vin);
((T/L2B)*x2(5));
(T/C1)*x2(1)+(-T/C1)*x2(2)+(T/C1)*x2(3)+(-T/C1)*x2(4);
(T/C2)*x2(1)+(T/C2)*x2(3)+(-T/(C2*R))*x2(6)];
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[m2,x2_sol] = ode45(eqn2,sw_interval2,interm_state1); %Used interm values becuase we transition
ic2 = [(x2_sol(:,1)-x2_sol(:,2)+x2_sol(:,3)-x2_sol(:,4)) (x2_sol(:,1)+x2_sol(:,3))-Iout];
% Establish intermediate state values
interm_state2 = [x2_sol(end,1) x2_sol(end,2) x2_sol(end,3) x2_sol(end,4) x2_sol(end,5)
x2_sol(end,6)];
% Case 8 state equation and solution
eqn3 = @(m,x3) [((-T/L1T)*x3(5)+(-T/L1T)*x3(6)+(T/L1T)*Vin);
((T/L2T)*x3(5));
(-T/L1B)*x3(5)+(-T/L1B)*x3(6)+(T/L1B)*Vin;
(T/L2B)*x3(5)+(T/L2B)*x3(6);
(T/C1)*x3(1)+(-T/C1)*x3(2)+(T/C1)*x3(3)+(-T/C1)*x3(4);
(T/C2)*x3(1)+(T/C2)*x3(3)+(-T/C2)*x3(4)+(-T/(C2*R))*x3(6)];
[m3,x3_sol] = ode45(eqn3,sw_interval3,interm_state2);
ic3 = [(x3_sol(:,1)-x3_sol(:,2)+x3_sol(:,3)-x3_sol(:,4)) (x3_sol(:,1)+x3_sol(:,3)-x3_sol(:,4))Iout];
% Establish intermediate state values
interm_state3 = [x3_sol(end,1) x3_sol(end,2) x3_sol(end,3) x3_sol(end,4) x3_sol(end,5)
x3_sol(end,6)];
% Case 4 state equation and solution
eqn4 = @(m,x4) [((-T/L1T)*x4(5)+(-T/L1T)*x4(6)+(T/L1T)*Vin);
((T/L2T)*x4(5));
(-T/L1B)*x4(5)+(-T/L1B)*x4(6)+(T/L1B)*Vin;
(T/L2B)*x4(5);
(T/C1)*x4(1)+(-T/C1)*x4(2)+(T/C1)*x4(3)+(-T/C1)*x4(4);
(T/C2)*x4(1)+(T/C2)*x4(3)+(-T/(C2*R))*x4(6)];
[m4,x4_sol] = ode45(eqn4,sw_interval4,interm_state3); %Used interm values becuase we transition
ic4 = [(x4_sol(:,1)-x4_sol(:,2)+x4_sol(:,3)-x4_sol(:,4)) (x4_sol(:,1)+x4_sol(:,3))-Iout];
% Establish final state values
fin_state = [x4_sol(end,1) x4_sol(end,2) x4_sol(end,3) x4_sol(end,4) x4_sol(end,5)
x4_sol(end,6)]
% fin_state = [Iin Iin/2 Iin Iin-((0.5-D)*Iin)/2 -7 19];
% Calculate state error
error = abs((fin_state-init_state)./init_state);
%-- Iterative Solutions --------------------------------------------------while (sum(error) >= 0.000004) && (error(1) >= 0.000001)
% Update initial state values
init_state = fin_state;
% Case 1 state equation and solution
eqn1 = @(m,x1) [(-T/L1T)*x1(5)+(-T/L1T)*x1(6)+(T/L1T)*Vin;
(T/L2T)*x1(5)+(T/L2T)*x1(6);
((-T/L1B)*x1(5)+(-T/L1B)*x1(6)+(T/L1B)*Vin);
((T/L2B)*x1(5));
(T/C1)*x1(1)+(-T/C1)*x1(2)+(T/C1)*x1(3)+(-T/C1)*x1(4);
(T/C2)*x1(1)+(-T/C2)*x1(2)+(T/C2)*x1(3)+(-T/(C2*R))*x1(6)];
[m1,x1_sol] = ode45(eqn1,sw_interval1,init_state);
ic1 = [(x1_sol(:,1)-x1_sol(:,2)+x1_sol(:,3)-x1_sol(:,4)) (x1_sol(:,1)x1_sol(:,2)+x1_sol(:,3))-Iout];
% Establish intermediate state values
interm_state1 = [x1_sol(end,1) x1_sol(end,2) x1_sol(end,3) x1_sol(end,4) x1_sol(end,5)
x1_sol(end,6)];
% Case 4 state equation and solution
eqn2 = @(m,x2) [(-T/L1T)*x2(5)+(-T/L1T)*x2(6)+(T/L1T)*Vin;
(T/L2T)*x2(5);
((-T/L1B)*x2(5)+(-T/L1B)*x2(6)+(T/L1B)*Vin);
((T/L2B)*x2(5));
(T/C1)*x2(1)+(-T/C1)*x2(2)+(T/C1)*x2(3)+(-T/C1)*x2(4);
(T/C2)*x2(1)+(T/C2)*x2(3)+(-T/(C2*R))*x2(6)];
[m2,x2_sol] = ode45(eqn2,sw_interval2,interm_state1); %Used interm values becuase we
transition
ic2 = [(x2_sol(:,1)-x2_sol(:,2)+x2_sol(:,3)-x2_sol(:,4)) (x2_sol(:,1)+x2_sol(:,3))-Iout];
% Establish intermediate state values
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interm_state2 = [x2_sol(end,1) x2_sol(end,2) x2_sol(end,3) x2_sol(end,4) x2_sol(end,5)
x2_sol(end,6)];
% Case 8 state equation and solution
eqn3 = @(m,x3) [((-T/L1T)*x3(5)+(-T/L1T)*x3(6)+(T/L1T)*Vin);
((T/L2T)*x3(5));
(-T/L1B)*x3(5)+(-T/L1B)*x3(6)+(T/L1B)*Vin;
(T/L2B)*x3(5)+(T/L2B)*x3(6);
(T/C1)*x3(1)+(-T/C1)*x3(2)+(T/C1)*x3(3)+(-T/C1)*x3(4);
(T/C2)*x3(1)+(T/C2)*x3(3)+(-T/C2)*x3(4)+(-T/(C2*R))*x3(6)];
[m3,x3_sol] = ode45(eqn3,sw_interval3,interm_state2);
ic3 = [(x3_sol(:,1)-x3_sol(:,2)+x3_sol(:,3)-x3_sol(:,4)) (x3_sol(:,1)+x3_sol(:,3)x3_sol(:,4))-Iout];
% Establish intermediate state values
interm_state3 = [x3_sol(end,1) x3_sol(end,2) x3_sol(end,3) x3_sol(end,4) x3_sol(end,5)
x3_sol(end,6)];
% Case 4 state equation and solution
eqn4 = @(m,x4) [(-T/L1T)*x4(5)+(-T/L1T)*x4(6)+(T/L1T)*Vin;
(T/L2T)*x4(5);
((-T/L1B)*x4(5)+(-T/L1B)*x4(6)+(T/L1B)*Vin);
((T/L2B)*x4(5));
(T/C1)*x4(1)+(-T/C1)*x4(2)+(T/C1)*x4(3)+(-T/C1)*x4(4);
(T/C2)*x4(1)+(T/C2)*x4(3)+(-T/(C2*R))*x4(6)];
[m4,x4_sol] = ode45(eqn4,sw_interval4,interm_state3); %Used interm values becuase we
transition
ic4 = [(x4_sol(:,1)-x4_sol(:,2)+x4_sol(:,3)-x4_sol(:,4)) (x4_sol(:,1)+x4_sol(:,3))-Iout];
% Update final state values
fin_state = [x4_sol(end,1) x4_sol(end,2) x4_sol(end,3) x4_sol(end,4) x4_sol(end,5)
x4_sol(end,6)];
% Calculate updated state error
error = abs((fin_state-init_state)./init_state);
end
%-- Concatenate Return Vectors -------------------------------------------% m-axis
m = [m1; m2(2:end) ; m3(2:end) ; m4(2:end)];
% State solution
sol = [x1_sol(:,1)
x1_sol(:,2)
x1_sol(:,3)
x1_sol(:,6);
x2_sol(2:end,1) x2_sol(2:end,2) x2_sol(2:end,3)
x2_sol(2:end,6);
x3_sol(2:end,1) x3_sol(2:end,2) x3_sol(2:end,3)
x3_sol(2:end,6);
x4_sol(2:end,1) x4_sol(2:end,2) x4_sol(2:end,3)
x4_sol(2:end,6)];
% Capacitor current
ic = [ic1(:,1)
ic1(:,2);
ic2(2:end,1) ic2(2:end,2);
ic3(2:end,1) ic3(2:end,2);
ic4(2:end,1) ic4(2:end,2)];

x1_sol(:,4)

x1_sol(:,5)

x2_sol(2:end,4) x2_sol(2:end,5)
x3_sol(2:end,4) x3_sol(2:end,5)
x4_sol(2:end,4) x4_sol(2:end,5)

end

multiphase_boost_mod_sim.m

%-------------------------------------------------------------------------% Determine modified multiphase boost state variable and capacitor current
% waveforms using the multiphase_boost_mod_cycle function. Measure relevant
% waveform characteristics and plot each set of inductor currents, capacitor
% voltages, and capacitor currents.
%--------------------------------------------------------------------------
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%-- Operational Converter Parameters -------------------------------------Vin = 12;
Vout = 19;
Pout = 95;
f = 200E3;
%-- Calculate Remaining Operational Parameters ---------------------------Iin
D =
T =
R =

= Pout/Vin
-(Vin-Vout)/Vout;
1/f;
(Vout^2)/Pout;

%-- Design Component Values ----------------------------------------------L1T = 4.7E-6;
L2T = 4.7E-6;
L1B = 4.7E-6;
L2B = 4.7E-6;
C1 = 22E-6;
C2 = 42E-6;
%-- Solve State Equation and Separate Waveforms --------------------------[m, sol, ic] = multiphase_boost_mod_cycle(Vin,Vout,Iin,T,D,R,L1T,L2T,L1B,L2B,C1,C2);
il1t = sol(:,1);
il2t = sol(:,2);
il1b = sol(:,3);
il2b = sol(:,4);
vc1 = sol(:,5);
vc2 = sol(:,6);
ic1 = ic(:,1);
ic2 = ic(:,2);
%-- Measure Waveform Characteristics -------------------------------------state_avg = [mean(il1t) mean(il2t) mean(il1b) mean(il2b) mean(vc1) mean(vc2) mean(ic1)
mean(ic2)];
state_rms = [rms(il1t) rms(il2t) rms(il1b) rms(il2b) rms(vc1) rms(vc2) rms(ic1) rms(ic2)];
state_rms_ac = [rms(il1t-mean(il1t)) rms(il2t-mean(il2t)) rms(il1b-mean(il1b)) rms(il2bmean(il2b)) rms(vc1-mean(vc1)) rms(vc2-mean(vc2)) rms(ic1-mean(ic1)) rms(ic2-mean(ic2))];
state_max = [max(il1t) max(il2t) max(il1b) max(il2b) max(vc1) max(vc2) max(ic1) max(ic2)];
state_min = [min(il1t) min(il2t) min(il1b) min(il2b) min(vc1) min(vc2) min(ic1) min(ic2)];
state_ripple = state_max - state_min;
state_ripple_percent = state_ripple./abs(state_avg)*100;
%-- Tabulate Waveform Measurements ---------------------------------------L1TCurrent = [state_avg(1);
state_rms(1);
state_rms_ac(1);
state_max(1);
state_min(1);
state_ripple(1);
state_ripple_percent(1)];
L2TCurrent = [state_avg(2);
state_rms(2);
state_rms_ac(2);
state_max(2);
state_min(2);
state_ripple(2);
state_ripple_percent(2)];
L1BCurrent = [state_avg(3);
state_rms(3);
state_rms_ac(3);
state_max(3);
state_min(3);
state_ripple(3);
state_ripple_percent(3)];
L2BCurrent = [state_avg(4);
state_rms(4);
state_rms_ac(4);
state_max(4);
state_min(4);
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state_ripple(4);
state_ripple_percent(4)];
C1Voltage = [state_avg(5);
state_rms(5);
state_rms_ac(5);
state_max(5);
state_min(5);
state_ripple(5);
state_ripple_percent(5)];
C2Voltage = [state_avg(6);
state_rms(6);
state_rms_ac(6);
state_max(6);
state_min(6);
state_ripple(6);
state_ripple_percent(6)];
C1Current = [state_avg(7);
state_rms(7);
state_rms_ac(7);
state_max(7);
state_min(7);
state_ripple(7);
0];
C2Current = [state_avg(8);
state_rms(8);
state_rms_ac(8);
state_max(8);
state_min(8);
state_ripple(8);
0];
Measures = {'Average','RMS','AC RMS','Max','Min','Ripple','Percent Ripple'};
tab =
table(L1TCurrent,L2TCurrent,L1BCurrent,L2BCurrent,C1Voltage,C2Voltage,C1Current,C2Current,'RowN
ames',Measures)
%-- Plot Waveform Pairs --------------------------------------------------figure(1)
subplot(2,1,1)
plot(m,il1t,'r',m,il1b,'--b');
xlabel('m');
ylabel('Current (A)');
legend('L1T Current','L1B Current')
grid on
subplot(2,1,2)
plot(m,il2t,'r',m,il2b,'b');
xlabel('m');
ylabel('Current (A)');
legend('L2T Current','L2B Current')
grid on
figure(2)
subplot(2,1,1)
plot(m,vc1); xlabel('m'); ylabel('C1 Voltage (V)');
grid on
subplot(2,1,2)
plot(m,vc2); xlabel('m'); ylabel('C2 Voltage (V)');
grid on
figure(3)
subplot(2,1,1)
plot(m,ic1); xlabel('m'); ylabel('C1 Current (A)');
grid on
subplot(2,1,2)
plot(m,ic2); xlabel('m'); ylabel('C2 Current (A)');
grid on

100

APPENDIX – B
B. Data Extraction from LTspice - Bode
The extraction process for waveforms from LTspice is fairly easy. The LTspice
simulation must run first before attempting to extract the data. Once the simulation is
done, view the plot. Press the setting button as seen in Figure II–1 to access the setting
command window.

Figure B-1. Window Showing Setting Access from Simulation Plot
After accessing the command line, under the waveform tab there is an option for
exporting data as seen in Figure II–2.
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Figure B-2. Window Showing Data Exporting Option
After pressing the “Data Export Tool” a trace needs to be chosen for export. The
location of the file can be adjusted as well as the format. Since the data is used for bode
plot algebra, the appropriate format is Polar. Once the okay button is pressed, a file
containing the data will be located in your chosen location. The file contains as many
data points as specified under the Waveforms tab of the setting window.

Figure B-3. Window Showing Choosing Data and Exporting
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APPENDIX – C
C. Matlab Compensation Design
Compensation_Design.m
% Compensation Design
% Type II-B Compensator, (series Rth and Cth) are in parallel with Cthp
% Compensation Circuit:
%
%
|
%
-----------%
|
|
%
|
|
%
\
|
%
\
|
%
/
--- Cthp
%
/ Rth
--%
\
|
%
|
|
%
|
|
% --- Cth
|
% --|
%
|
|
%
|
|
%
-----------%
|
%
% ---------------------------------------------------------------------Ro = 500*10^3; % Output resistance of the error amplifier
RF1 = 169*10^3
RF2 = 24.9*10^3
gm = 260;
Rth = 500;
Cth = 120*10^-9;
Cthp = 12*10^-9;
Spo = 1/(2*pi*Ro*Cth); %first pole calculated p-comp1
Sthp = 1/(2*pi*Rth*Cthp); %second pole calculated p-comp2
Sthz = 1/(2*pi*Cth*Rth); %zero calculated z-comp
G0 = 20*log10(1/(RF2*Cthp)); %original gain of the compensation
n = G0*[1/Sthz 1]; %calculate numerator
d = [((1/Sthp)*(1/Spo)) ((1/Sthp)+(1/Spo)) 1]; %calculate denominator
filename = 'ltspice AC sim.xlsx'; %open LTspice bode plot measurements
A = xlsread(filename); %read LTspice bode plot measurements
H = tf(n,d); %get transfer function for compensation
[mag,phase,wout] = bode(H,A(:,1)); %get values based on LTspice input frequency
comp_mag = squeeze(mag); %turn magnitude into column vector
comp_phase = squeeze(phase); %turn phase into column vector
wout = squeeze(wout); %turn frequency range into column vector
closed_loop_mag_out1 = 20*log10(comp_mag)+A(:,2); %calculate closed loop gain for mode 1
closed_loop_phase_out1 = comp_phase+A(:,3); %calculate closed loop phase for mode 1
closed_loop_mag_out2 = 20*log10(comp_mag)+A(:,4);
closed_loop_phase_out2 = comp_phase+A(:,5);
closed_loop_mag_out3 = 20*log10(comp_mag)+A(:,6);
closed_loop_phase_out3 = comp_phase+A(:,7);
% Graph magnitude and phase each open loop condition, compensation and
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% closed loop for all 3 mode of operations
figure(1)
subplot(2,1,1)
semilogx(wout,20*log10(comp_mag), 'r', wout, A(:,2), 'm')
hold on
semilogx(wout, closed_loop_mag_out1, 'b', 'LineWidth', 2.5)
hold on
title('Magnitude of Vout 1 Bode Plot')
xlabel('Frequency (HZ)')
ylabel('Magnitude (dB)')
legend('Compensation Magnitude','Open Loop Magnitude', 'Closed Loop
Magnitude','Location','southwest')
grid on
subplot(2,1,2)
semilogx(wout,comp_phase,'--r' , wout, A(:,3), '--m')
hold on
semilogx(wout, closed_loop_phase_out1, '--b','LineWidth', 2.5)
hold on
title('Phase of Vout 1 Bode Plot')
xlabel('Frequency (HZ)')
ylabel('Phase (∞)')
legend('Compensation Phase','Open Loop Phase', 'Closed Loop Phase','Location','southwest')
grid on
figure(2)
subplot(2,1,1)
semilogx(wout,20*log10(comp_mag), 'r', wout, A(:,4), 'm')
hold on
semilogx(wout, closed_loop_mag_out2, 'b', 'LineWidth', 2.5)
hold on
title('Magnitude of Vout 2 Bode Plot')
xlabel('Frequency (HZ)')
ylabel('Magnitude (dB)')
legend('Compensation Magnitude','Open Loop Magnitude', 'Closed Loop
Magnitude','Location','southwest')
grid on
subplot(2,1,2)
semilogx(wout,comp_phase,'--r' , wout,
hold on
semilogx(wout, closed_loop_phase_out2,
hold on
legend('Compensation Phase','Open Loop
title('Phase of Vout 2 Bode Plot')
xlabel('Frequency (HZ)')
ylabel('Phase (∞)')
legend('Compensation Phase','Open Loop
grid on

A(:,4), '--m')
'--b','LineWidth', 2.5)
Phase', 'Closed Loop Phase','Location','southwest')

Phase', 'Closed Loop Phase','Location','southwest')

figure(3)
subplot(2,1,1)
semilogx(wout,20*log10(comp_mag), 'r', wout, A(:,6), 'm')
hold on
semilogx(wout, closed_loop_mag_out3, 'b', 'LineWidth', 2.5)
hold on
title('Magnitude of Vout 3 Bode Plot')
xlabel('Frequency (HZ)')
ylabel('Magnitude (dB)')
legend('Compensation Magnitude','Open Loop Magnitude', 'Closed Loop
Magnitude','Location','southwest')
grid on
subplot(2,1,2)
semilogx(wout,comp_phase,'--r' , wout,
hold on
semilogx(wout, closed_loop_phase_out3,
grid on
legend('Compensation Phase','Open Loop
title('Phase of Vout 3 Bode Plot')
xlabel('Frequency (HZ)')
ylabel('Phase (∞)')
legend('Compensation Phase','Open Loop
grid on

A(:,7), '--m')
'--b','LineWidth', 2.5)
Phase', 'Closed Loop Phase','Location','southwest')

Phase', 'Closed Loop Phase','Location','southwest')
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APPENDIX – D
D. Bill of Material
Designator

Description

Part Number

Total
Quantity

C1, C2

CAP CER 10000PF 100V X7R
1206

490-10753-1-ND

4

Cb

CAP CER 2.2UF 16V X7R 1206

490-1799-1-ND

2

Cin1, Cin2, Co2,
CAP CER 10UF 50V X7R 1206
Cm1

1276-6767-1-ND

9

Css

CAP CER 6800PF 100V X7R
1206

490-11619-1-ND

2

D1, D2

Diode Schottky 100V 10A
Through Hole TO-220-2

MBR10100GOS-ND

4

GND, M1, M2,
Vin+, Vin-, X1,
X2

TERM TURRET SINGLE
L=5.56MM TIN

36-1502-2-ND

24

L1, L2

10µH Shielded Wirewound
Inductor 9A 16.7 mOhm Max
Nonstandard

732-2145-1-ND

2

L1, L2, L3, L4

4.7µH Shielded Wirewound
Inductor 15.5A 7.9 mOhm Max
Nonstandard

732-2142-1-ND

4

Q1, Q2

N-Channel 60V 60A (Tc) 83W
(Tc) Through Hole TO-220AB

IRF60B217-ND

4

R1, R2

RES SMD 10 OHM 1% 1/4W
1206

1276-3513-1-ND

4

Rf1

RES SMD 169K OHM 1% 1/4W
1206

541-169KFCT-ND

2

Rf2

RES SMD 24.9K OHM 1%
1/4W 1206

541-24.9KFCT-ND

2

Rfs

RES SMD 100K OHM 1% 1/4W
1206

541-100KFCT-ND

2

RL1, RL2, Rshort

RES SMD 0 OHM JUMPER

HCJ1206ZT0R00CT-

1
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1206

ND

Rs1a, Rs1b, Rs2a,
RES 0.01 OHM 1% 1/2W 1206
Rs2b

541-2745-1-ND

8

Rslp

RES SMD 59K OHM 1% 1/4W
1206

541-59.0KFCT-ND

2

Rvc

RES SMD 536 OHM 1% 1/4W
1206

541-536FCT-ND

2

U1

Boost Regulator Positive Output
LT3782AEFE#PBFStep-Up DC-DC Controller IC
ND
28-TSSOP-EP

2

Vc1

CAP CER 0.012UF 100V X7R
1206

490-16825-1-ND

2

Vc2

CAP CER 0.12UF 50V X7R
1206

478-1557-1-ND

2

Vcc

CAP CER 1UF 50V X7R 1206

490-3908-1-ND

2

Ru1

RES SMD 825K OHM 1% 1/4W
1206

P825KFCT-ND

2

Ru2

RES SMD 274K OHM 1% 1/4W
1206

P274KFCT-ND

2

n/a

Standoffs & Spacers HEX
SPACER 4-40 1/2"

534-1902C

8

n/a

Screws & Fasteners 1/4 4-40
NYLON PAN

534-9327

8
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E. Altium PCB Layout

Figure E-4. Top PCB Layer

107

Figure E-5. Bottom PCB Layer
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APPENDIX – F
F. current_adder.m
%-------------------------------------------------------------------------% Adds two currents data generated using scope extraction. Specifically
% used to calculate input ripple.
% Inputs:
%
current_1 -- A csv file representing current (used Teledyne LeCroy
%
HD4069 Oscilloscope data)
%
current_2 -- A csv file representing current (used Teledyne LeCroy
%
HD4069 Oscilloscope data)
%-------------------------------------------------------------------------function current_adder( current_1, current_2)
% --- L1 Data Read In --length_test=csvread(current_1,5,0);
temp_dsd=size(length_test)-[1,0];
row_num=temp_dsd(1);
length_test=1;
end_row=row_num+5;
L1=csvread(current_1,5,0,[5 0 end_row 1]);
[row_num column_num]=size(L1);
time_L1=L1(1:row_num,1);
current_L1=L1(1:row_num,2);
% --- L2 Data Read In --length_test=csvread(current_2,5,0);
temp_dsd=size(length_test)-[1,0];
row_num=temp_dsd(1);
length_test=1;
end_row=row_num+5;
L2=csvread(current_2,5,0,[5 0 end_row 1]);
[row_num column_num]=size(L2);
time_L2=L2(1:row_num,1);
current_L2=L2(1:row_num,2);
I_L2_avg = mean(current_L2)
figure(1)
plot(time_L1,current_L1, time_L2,current_L2)
title('Inductor Current Waveforms')
xlabel('Time [s]')
ylabel('Current [A]')
legend('L1','L2')
xlim([-1E-5 1E-5])
% --- Add Currents => Input Current --current_IN = current_L1 + current_L2;
figure(2)
plot(time_L1,current_L1, time_L2,current_L2, time_L2,current_IN)
title('ALL Current Waveforms')
xlabel('Time [s]')
ylabel('Current [A]')
legend('L1','L2','IN')
xlim([-1E-5 1E-5])
% --- Math on Input Current Waveform --I_IN_avg
= mean(current_IN)
I_IN_rms
= rms(current_IN)
figure(3)
plot(time_L2,current_IN)
title('Input Current Waveform')
xlabel('Time [s]')
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ylabel('Current [A]')
xlim([-1E-5 1E-5])
Iavg_line = refline([0 I_IN_avg]);
Iavg_line.Color = 'g';
legend('IIN','IIN_a_v_g')
% Calculate input current characteristics
input = [{'L1 Current'} ; {'L2 Current'} ; {'Input Inductor Current'}]
indexmin = find(min(current_IN) == current_IN);
t_Imin = (time_L2(indexmin));
Imin = [min(current_L1) ; min(current_L2) ; min(current_IN(indexmin))]
indexmax = find(max(current_IN) == current_IN);
t_Imax = time_L2(indexmax);
Imax = [max(current_L1) ; max(current_L2) ; max(current_IN(indexmax))]
Iavg
= [mean(current_L1) ; mean(current_L2) ; mean(current_IN)]
Irms
= [rms(current_L1) ; rms(current_L2) ; rms(current_IN)]
Iac = [rms(rms(current_L1)-mean(current_L1)) ; rms(rms(current_L2)-mean(current_L2)) ;
rms(rms(current_IN)-mean(current_IN))];
Ipk_pk = Imax-Imin
percent_ripple = 100.*Ipk_pk./Iavg
tab = table(input,Iavg,Irms,Iac,Imax,Imin,Ipk_pk,percent_ripple);
tab.Properties.VariableNames = {'Name'
'Average','RMS','AC_RMS','Max','Min','Ripple','Percent_Ripple'}

end
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APPENDIX – G
G. voltage_subtruct.m
%-------------------------------------------------------------------------% Adds two voltages data generated using scope extraction. Specifically
% used to calculate voltage ripple across feedback capacitor.
% Inputs:
%
voltage_1 -- A csv file representing voltage (used Teledyne LeCroy
%
HD4069 Oscilloscope data)
%
voltage_2 -- A csv file representing voltage (used Teledyne LeCroy
%
HD4069 Oscilloscope data)
%-------------------------------------------------------------------------function voltage_subtruct( voltage_1, voltage_2)
% --- Vx1 Data Read In --length_test=csvread(voltage_1,5,0);
temp_dsd=size(length_test)-[1,0];
row_num=temp_dsd(1);
length_test=1;
end_row=row_num+5;
Vx1=csvread(voltage_1,5,0,[5 0 end_row 1]);
[row_num column_num]=size(Vx1);
time_Vx1=Vx1(1:row_num,1);
voltage_Vx1=Vx1(1:row_num,2);
% --- Vout Data Read In --length_test=csvread(voltage_2,5,0);
temp_dsd=size(length_test)-[1,0];
row_num=temp_dsd(1);
length_test=1;
end_row=row_num+5;
Vout=csvread(voltage_2,5,0,[5 0 end_row 1]);
[row_num column_num]=size(Vout);
time_Vout=Vout(1:row_num,1);
voltage_Vout=Vout(1:row_num,2);
V_Vout_avg = mean(voltage_Vout)
figure(1)
plot(time_Vx1,voltage_Vx1, time_Vout,voltage_Vout)
title('Inductor voltage Waveforms')
xlabel('Time [s]')
ylabel('voltage [A]')
legend('Vx1','Vout')
xlim([-1E-5 1E-5])
% --- Subtract voltages => Feedback Capacitor voltage --voltage_C1 = voltage_Vx1 - voltage_Vout;
% Filter criteria definition and implementation
fc = 300*10^3;
Fs = (1000^6);
Wn = (2/Fs)*fc;
b = fir1(30,Wn,'low',kaiser(31,3));
filtered_voltage_C1 = filter(b,1,voltage_C1);
% Choose clipping limits
Vc_Max = -7.171;
Vc_Min = -7.485;
% Clip to Vc_Max or Vc_Min
filtered_voltage_C1(filtered_voltage_C1>Vc_Max) = Vc_Max;
filtered_voltage_C1(filtered_voltage_C1<Vc_Min) = Vc_Min;
figure(2)
plot(time_Vx1,voltage_Vx1, time_Vout,voltage_Vout, time_Vout,filtered_voltage_C1)
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title('ALL voltage Waveforms')
xlabel('Time [s]')
ylabel('voltage [A]')
legend('Vx1','Vout','IN')
xlim([-1E-5 1E-5])
% --- Math on Input voltage Waveform --V_C1_avg
= mean(filtered_voltage_C1)
V_C1_rms
= rms(filtered_voltage_C1)
figure(3)
plot(time_Vout,filtered_voltage_C1)
title('Modified Capacitor Voltage Waveform')
xlabel('Time [s]')
ylabel('Voltage [V]')
xlim([-1E-5 1E-5])
Vavg_line = refline([0 V_C1_avg]);
Vavg_line.Color = 'g';
legend('Vc1','Vc1_a_v_g')
% Calculate input voltage characteristics
input = [{'Vx1'} ; {'Vout'} ; {'Modified Capacitor Voltage'}]
indexmin = find(min(voltage_C1) == voltage_C1);
t_Vmin = (time_Vout(indexmin));
Vmin = [min(voltage_Vx1) ; min(voltage_Vout) ; min(voltage_C1(indexmin))]
indexmax = find(max(voltage_C1) == voltage_C1);
t_Vmax = time_Vout(indexmax);
Vmax = [max(voltage_Vx1) ; max(voltage_Vout) ; max(voltage_C1(indexmax))]
Vavg
= [mean(voltage_Vx1) ; mean(voltage_Vout) ; mean(voltage_C1)]
Vrms
= [rms(voltage_Vx1) ; rms(voltage_Vout) ; rms(voltage_C1)]
Vac = [rms(rms(voltage_Vx1)-mean(voltage_Vx1)) ; rms(rms(voltage_Vout)-mean(voltage_Vout)) ;
rms(rms(voltage_C1)-mean(voltage_C1))];
Vpk_pk = Vmax-Vmin
percent_ripple = 100.*Vpk_pk./Vavg
tab = table(input,Vavg,Vrms,Vac,Vmax,Vmin,Vpk_pk,percent_ripple);
tab.Properties.VariableNames = {'Name'
'Average','RMS','AC_RMS','Max','Min','Ripple','Percent_Ripple'}
end
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APPENDIX – H
H. Analysis of Senior Project
1. Summary of Functional Requirements
The purpose of this design was to create a topology that acts as the middle ground
between solar panels and an inverter. With the growth of renewable technology, a
solution that accommodates the requirements of solar is necessary. The topology
allows for maximum power out of solar panel by limiting the input current ripple
while demonstrating minimal losses as it converts the solar cell voltage into an
acceptable higher voltage for the inverter.
2.

Primary Constraints
The topology has to demonstrate improvement in input ripple while maintaining
above 90% efficiency. The topology should also be easily reproducible and well
documented for future research.

3. Economic
a. What economic impacts result?
i.

Human Capital: The topology permits the expansion of solar
around the globe. The integration of solar will create new jobs
for design and integration. Implementation of the solar structures
will also help countries that suffer from energy poverty and
provide them with potential careers maintaining these
infrastructures.

ii.

Financial Capital:
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Increased standard of living will potentially foster economic
development. The topology will allow for transfer of larger sums
of solar energy, as it is more efficiency for packets of high packets.
iii.

Natural Capital:
The electrical components (2 more inductors and 1 capacitor with
respect to multiphase boost) of the system will add material costs.
The topology will increase integration of renewable energy. The
adoption of more DC systems could allow transition away from
nonrenewable energy resource.

iv.

Costs/Timing:
The cost of this project is proving the design and then the addition
of components with respect to a standard multiphase converter.

4. If Manufactured on a Commercial Basis
In the initial of implementation for the converter, small private solar farms will be
used. After proof of concept the topology could be integrated in large scale. The
total cost of the topology, including independent PCB, is in the $100 range
without labor. For future implementation, the converter could be integrated into
the inverter, therefore it would not need to be externally connected between the
two technologies.
5. Environmental
a. What environmental impacts are associated with manufacturing or use?
Environmental impacts may be associated with the manufacturing of
converter in this project.
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b.

Which natural resources and ecosystem services does the project use
(directly and indirectly), improve, or harm?
The converter purpose is to spread the use of renewable energy while
improving the energy delivered by solar energy. The converter will use
common resources for PCB manufacturing, hopefully complying with
ROHS standards (which depends on the designer).

c.

How does the project impact other species?
Indirectly, as the converter integrates with future renewable energy, it
could reduce environmental damage and threat to species from other
nonrenewable energy sources. It could help renewable energy become the
standard for energy generation.

6. Manufacturability
a. Describe any issues or challenges associated with manufacturing.
The design will need to be surface mount soldered. For testing and initial
use, this will be done by hand. The project will be designed with the goal
of affordable manufacturability.
7.

Sustainability
a.

Describe any issues or challenges associated with maintaining the
completed device.
The converter should maintain the efficiency standards for at least 10
years. Evaluating the technology after 10 years is necessary to integrate
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new industry findings. Care should be taken to select components that
handle the proper ratings to ensure longevity of the converter.
b.

Describe how the product impacts the sustainable use of resources.
The development of the converter can encourage the use of sustainable
sources of energy.

c.

Describe any upgrades that would improve the design of the project.
Future development should focus on decreasing the ripple on the inner
inductors thus improving efficiency of the design and directly decreasing
the inductors size.

d.

Describe any issues or challenges associated with upgrading the design.
As renewable technology improves, adjusting to solar panels’ new
standard voltage levels or any other characteristics is necessary to improve
interaction between renewable energy and the power grid.

8. Ethical
a. Ethical implications relating to the design, manufacture, use, or misuse of
the project:
i.

The converter overall design has impressive positive ethical
implication as it supports the use of renewable energy. It permits
more efficient use of solar with relatively minor changes to the
current topology used for such purpose. Misuse of the product
could result system failure and overall fault in the grid.
Necessary protocols and protection circuitry will be implemented
to prevent accidents from misuse. Per the IEEE code of ethics,
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our product will be tested to guarantee that performance
specifications are met with absolute certainty, under both ideal
and non-ideal conditions.
9. Health and Safety
a. Health and safety concerns associated with design, manufacture or use of
the project.
The implementation of the system can result in more conducive
environment that allows for healthier living. Since it is connected to solar
power, the power transmission could be high and pose a safety risk. The
high voltage nature of the project indicates safety and fault protection
should be a key concern.
10. Societal and Political
a. Social and political issues associated with design, manufacture and use:
The purpose of the topology is to expand the benefits of solar, thus it has
positive social intentions to protect the environment. The spread of
renewable energy associated with this new topology in general will have
wider positive social and political effects.
b. Who does the project impact? Who are the direct and indirect
stakeholders? How are they affected?
The topology should help government meet sustainable initiatives as it
provides better efficiency than the currently used converter. In terms of
government installation, the development will depend on budget. On the
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flip side, privately owned renewable energy has been increasing year after
year, thus this converter is ideal integration for those owners.
11. Development
a. New tools or techniques, used for either development or analysis that were
learned during the course of this project:
The completion of this project will require an understanding of
fundamental knowledge of multiphase and boost topology.
Implementation will also require knowledge of PCB design, layout, and
tiny surface mount soldering.
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